ARM: EXYNOS: Remove the L2 cache latency setting for EXYNOS5

Since SYSRAM set the L2 cache latency on EXYNOS5 SoCs,
no longer need that in the kernel. It helps to reduce
booting time (no need cache disable and cache enable).

Signed-off-by: Boojin Kim <boojin.kim@samsung.com>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>

1 files changed, 0 insertions, 25 deletions

diff --git a/arch/arm/mach-exynos/common.c b/arch/arm/mach-exynos/common.c
index 742edd3bbec3..0ec1a91388c7 100644
--- a/arch/arm/mach-exynos/common.c
+++ b/arch/arm/mach-exynos/common.c
@@ -712,31 +712,6 @@ static int __init exynos4_l2x0_cache_init(void)
 early_initcall(exynos4_l2x0_cache_init);
 #endif
 
-static int __init exynos5_l2_cache_init(void)
-{
-        unsigned int val;
-
-        if (!soc_is_exynos5250())
-                return 0;
-
-        asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
-                     "bic %0, %0, #(1 << 2)\n"  /* cache disable */
-                     "mcr p15, 0, %0, c1, c0, 0\n"
-                     "mrc p15, 1, %0, c9, c0, 2\n"
-                     : "=r"(val));
-
-        val |= (1 << 9) | (1 << 5) | (2 << 6) | (2 << 0);
-
-        asm volatile("mcr p15, 1, %0, c9, c0, 2\n" : : "r"(val));
-        asm volatile("mrc p15, 0, %0, c1, c0, 0\n"
-                     "orr %0, %0, #(1 << 2)\n"  /* cache enable */
-                     "mcr p15, 0, %0, c1, c0, 0\n"
-                     : : "r"(val));
-
-        return 0;
-}
-early_initcall(exynos5_l2_cache_init);
-
 static int __init exynos_init(void)
 {
         printk(KERN_INFO "EXYNOS: Initializing architecture\n");