aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorVarka Bhadram <varkab@cdac.in>2014-07-10 01:35:39 -0400
committerDavid S. Miller <davem@davemloft.net>2014-07-10 03:40:36 -0400
commitaf5951545164d0849f86e1a9ab8948ff17170395 (patch)
treef2a13bb392193aa6a07fa40ed7d00883651d0a8b
parent405fd707196d596f59a510d176dedc979c1ae34b (diff)
net: cpmac: remove space in macro defination
This patch fix the space after '#' in macro defination Signed-off-by: Varka Bhadram <varkab@cdac.in> Signed-off-by: David S. Miller <davem@davemloft.net>
-rw-r--r--drivers/net/ethernet/ti/cpmac.c82
1 files changed, 41 insertions, 41 deletions
diff --git a/drivers/net/ethernet/ti/cpmac.c b/drivers/net/ethernet/ti/cpmac.c
index 7399a52f7c26..61eb69145b30 100644
--- a/drivers/net/ethernet/ti/cpmac.c
+++ b/drivers/net/ethernet/ti/cpmac.c
@@ -67,42 +67,42 @@ MODULE_PARM_DESC(dumb_switch, "Assume switch is not connected to MDIO bus");
67#define CPMAC_RX_CONTROL 0x0014 67#define CPMAC_RX_CONTROL 0x0014
68#define CPMAC_RX_TEARDOWN 0x0018 68#define CPMAC_RX_TEARDOWN 0x0018
69#define CPMAC_MBP 0x0100 69#define CPMAC_MBP 0x0100
70# define MBP_RXPASSCRC 0x40000000 70#define MBP_RXPASSCRC 0x40000000
71# define MBP_RXQOS 0x20000000 71#define MBP_RXQOS 0x20000000
72# define MBP_RXNOCHAIN 0x10000000 72#define MBP_RXNOCHAIN 0x10000000
73# define MBP_RXCMF 0x01000000 73#define MBP_RXCMF 0x01000000
74# define MBP_RXSHORT 0x00800000 74#define MBP_RXSHORT 0x00800000
75# define MBP_RXCEF 0x00400000 75#define MBP_RXCEF 0x00400000
76# define MBP_RXPROMISC 0x00200000 76#define MBP_RXPROMISC 0x00200000
77# define MBP_PROMISCCHAN(channel) (((channel) & 0x7) << 16) 77#define MBP_PROMISCCHAN(channel) (((channel) & 0x7) << 16)
78# define MBP_RXBCAST 0x00002000 78#define MBP_RXBCAST 0x00002000
79# define MBP_BCASTCHAN(channel) (((channel) & 0x7) << 8) 79#define MBP_BCASTCHAN(channel) (((channel) & 0x7) << 8)
80# define MBP_RXMCAST 0x00000020 80#define MBP_RXMCAST 0x00000020
81# define MBP_MCASTCHAN(channel) ((channel) & 0x7) 81#define MBP_MCASTCHAN(channel) ((channel) & 0x7)
82#define CPMAC_UNICAST_ENABLE 0x0104 82#define CPMAC_UNICAST_ENABLE 0x0104
83#define CPMAC_UNICAST_CLEAR 0x0108 83#define CPMAC_UNICAST_CLEAR 0x0108
84#define CPMAC_MAX_LENGTH 0x010c 84#define CPMAC_MAX_LENGTH 0x010c
85#define CPMAC_BUFFER_OFFSET 0x0110 85#define CPMAC_BUFFER_OFFSET 0x0110
86#define CPMAC_MAC_CONTROL 0x0160 86#define CPMAC_MAC_CONTROL 0x0160
87# define MAC_TXPTYPE 0x00000200 87#define MAC_TXPTYPE 0x00000200
88# define MAC_TXPACE 0x00000040 88#define MAC_TXPACE 0x00000040
89# define MAC_MII 0x00000020 89#define MAC_MII 0x00000020
90# define MAC_TXFLOW 0x00000010 90#define MAC_TXFLOW 0x00000010
91# define MAC_RXFLOW 0x00000008 91#define MAC_RXFLOW 0x00000008
92# define MAC_MTEST 0x00000004 92#define MAC_MTEST 0x00000004
93# define MAC_LOOPBACK 0x00000002 93#define MAC_LOOPBACK 0x00000002
94# define MAC_FDX 0x00000001 94#define MAC_FDX 0x00000001
95#define CPMAC_MAC_STATUS 0x0164 95#define CPMAC_MAC_STATUS 0x0164
96# define MAC_STATUS_QOS 0x00000004 96#define MAC_STATUS_QOS 0x00000004
97# define MAC_STATUS_RXFLOW 0x00000002 97#define MAC_STATUS_RXFLOW 0x00000002
98# define MAC_STATUS_TXFLOW 0x00000001 98#define MAC_STATUS_TXFLOW 0x00000001
99#define CPMAC_TX_INT_ENABLE 0x0178 99#define CPMAC_TX_INT_ENABLE 0x0178
100#define CPMAC_TX_INT_CLEAR 0x017c 100#define CPMAC_TX_INT_CLEAR 0x017c
101#define CPMAC_MAC_INT_VECTOR 0x0180 101#define CPMAC_MAC_INT_VECTOR 0x0180
102# define MAC_INT_STATUS 0x00080000 102#define MAC_INT_STATUS 0x00080000
103# define MAC_INT_HOST 0x00040000 103#define MAC_INT_HOST 0x00040000
104# define MAC_INT_RX 0x00020000 104#define MAC_INT_RX 0x00020000
105# define MAC_INT_TX 0x00010000 105#define MAC_INT_TX 0x00010000
106#define CPMAC_MAC_EOI_VECTOR 0x0184 106#define CPMAC_MAC_EOI_VECTOR 0x0184
107#define CPMAC_RX_INT_ENABLE 0x0198 107#define CPMAC_RX_INT_ENABLE 0x0198
108#define CPMAC_RX_INT_CLEAR 0x019c 108#define CPMAC_RX_INT_CLEAR 0x019c
@@ -157,24 +157,24 @@ MODULE_PARM_DESC(dumb_switch, "Assume switch is not connected to MDIO bus");
157/* MDIO bus */ 157/* MDIO bus */
158#define CPMAC_MDIO_VERSION 0x0000 158#define CPMAC_MDIO_VERSION 0x0000
159#define CPMAC_MDIO_CONTROL 0x0004 159#define CPMAC_MDIO_CONTROL 0x0004
160# define MDIOC_IDLE 0x80000000 160#define MDIOC_IDLE 0x80000000
161# define MDIOC_ENABLE 0x40000000 161#define MDIOC_ENABLE 0x40000000
162# define MDIOC_PREAMBLE 0x00100000 162#define MDIOC_PREAMBLE 0x00100000
163# define MDIOC_FAULT 0x00080000 163#define MDIOC_FAULT 0x00080000
164# define MDIOC_FAULTDETECT 0x00040000 164#define MDIOC_FAULTDETECT 0x00040000
165# define MDIOC_INTTEST 0x00020000 165#define MDIOC_INTTEST 0x00020000
166# define MDIOC_CLKDIV(div) ((div) & 0xff) 166#define MDIOC_CLKDIV(div) ((div) & 0xff)
167#define CPMAC_MDIO_ALIVE 0x0008 167#define CPMAC_MDIO_ALIVE 0x0008
168#define CPMAC_MDIO_LINK 0x000c 168#define CPMAC_MDIO_LINK 0x000c
169#define CPMAC_MDIO_ACCESS(channel) (0x0080 + (channel) * 8) 169#define CPMAC_MDIO_ACCESS(channel) (0x0080 + (channel) * 8)
170# define MDIO_BUSY 0x80000000 170#define MDIO_BUSY 0x80000000
171# define MDIO_WRITE 0x40000000 171#define MDIO_WRITE 0x40000000
172# define MDIO_REG(reg) (((reg) & 0x1f) << 21) 172#define MDIO_REG(reg) (((reg) & 0x1f) << 21)
173# define MDIO_PHY(phy) (((phy) & 0x1f) << 16) 173#define MDIO_PHY(phy) (((phy) & 0x1f) << 16)
174# define MDIO_DATA(data) ((data) & 0xffff) 174#define MDIO_DATA(data) ((data) & 0xffff)
175#define CPMAC_MDIO_PHYSEL(channel) (0x0084 + (channel) * 8) 175#define CPMAC_MDIO_PHYSEL(channel) (0x0084 + (channel) * 8)
176# define PHYSEL_LINKSEL 0x00000040 176#define PHYSEL_LINKSEL 0x00000040
177# define PHYSEL_LINKINT 0x00000020 177#define PHYSEL_LINKINT 0x00000020
178 178
179struct cpmac_desc { 179struct cpmac_desc {
180 u32 hw_next; 180 u32 hw_next;