aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorRoland Stigge <stigge@antcom.de>2012-06-14 10:16:18 -0400
committerRoland Stigge <stigge@antcom.de>2012-06-14 10:16:18 -0400
commitac5ced91aa6b5013027d3313824c9c5afb071f23 (patch)
tree667e75cbeab6c30f8bffd8e72d42501506926239
parentc70426f1534a7d8e52e478ce67fd4634cc588741 (diff)
ARM: LPC32xx: High Speed UART configuration via DT
This patch fixes the DTS files for the High Speed UARTs 1, 2 and 7 of the LPC32xx SoC, adjusting the compatible strings, adding interrupts and status configuration. On the PHY3250 reference board, UART2 is enabled. Signed-off-by: Roland Stigge <stigge@antcom.de> Acked-by: Alexandre Pereira da Silva <aletes.xgr@gmail.com>
-rw-r--r--arch/arm/boot/dts/lpc32xx.dtsi16
-rw-r--r--arch/arm/boot/dts/phy3250.dts4
2 files changed, 15 insertions, 5 deletions
diff --git a/arch/arm/boot/dts/lpc32xx.dtsi b/arch/arm/boot/dts/lpc32xx.dtsi
index acb68171d04d..34a73f34621c 100644
--- a/arch/arm/boot/dts/lpc32xx.dtsi
+++ b/arch/arm/boot/dts/lpc32xx.dtsi
@@ -212,18 +212,24 @@
212 }; 212 };
213 213
214 uart1: serial@40014000 { 214 uart1: serial@40014000 {
215 compatible = "nxp,serial"; 215 compatible = "nxp,lpc3220-hsuart";
216 reg = <0x40014000 0x1000>; 216 reg = <0x40014000 0x1000>;
217 interrupts = <26 0>;
218 status = "disabled";
217 }; 219 };
218 220
219 uart2: serial@40018000 { 221 uart2: serial@40018000 {
220 compatible = "nxp,serial"; 222 compatible = "nxp,lpc3220-hsuart";
221 reg = <0x40018000 0x1000>; 223 reg = <0x40018000 0x1000>;
224 interrupts = <25 0>;
225 status = "disabled";
222 }; 226 };
223 227
224 uart7: serial@4001C000 { 228 uart7: serial@4001c000 {
225 compatible = "nxp,serial"; 229 compatible = "nxp,lpc3220-hsuart";
226 reg = <0x4001C000 0x1000>; 230 reg = <0x4001c000 0x1000>;
231 interrupts = <24 0>;
232 status = "disabled";
227 }; 233 };
228 234
229 rtc@40024000 { 235 rtc@40024000 {
diff --git a/arch/arm/boot/dts/phy3250.dts b/arch/arm/boot/dts/phy3250.dts
index 57d4961372d4..f3bf1493afb0 100644
--- a/arch/arm/boot/dts/phy3250.dts
+++ b/arch/arm/boot/dts/phy3250.dts
@@ -148,6 +148,10 @@
148 }; 148 };
149 149
150 fab { 150 fab {
151 uart2: serial@40018000 {
152 status = "okay";
153 };
154
151 tsc@40048000 { 155 tsc@40048000 {
152 status = "okay"; 156 status = "okay";
153 }; 157 };