aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSergei Shtylyov <sergei.shtylyov@cogentembedded.com>2014-06-24 14:10:05 -0400
committerSimon Horman <horms+renesas@verge.net.au>2014-07-08 05:00:25 -0400
commitaace0809e9bbbfe1570a298a3284d9802fbf2d1a (patch)
tree055271367e8b0601cbc25f2af6e550dc18eab874
parentae6b61840bfa36d4f1d89703a312ce29a52c3a76 (diff)
ARM: shmobile: r8a7791: add internal PCI bridge nodes
Add device nodes for the R8A7791 internal PCI bridge devices. Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Acked-by: Arnd Bergmann <arnd@arndb.de> [horms+renesas@verge.net.au: minor witespace changes] Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
-rw-r--r--arch/arm/boot/dts/r8a7791.dtsi40
1 files changed, 40 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/r8a7791.dtsi b/arch/arm/boot/dts/r8a7791.dtsi
index 336a6c03b510..6e9a556e1509 100644
--- a/arch/arm/boot/dts/r8a7791.dtsi
+++ b/arch/arm/boot/dts/r8a7791.dtsi
@@ -961,6 +961,46 @@
961 status = "disabled"; 961 status = "disabled";
962 }; 962 };
963 963
964 pci0: pci@ee090000 {
965 compatible = "renesas,pci-r8a7791";
966 device_type = "pci";
967 clocks = <&mstp7_clks R8A7791_CLK_EHCI>;
968 reg = <0 0xee090000 0 0xc00>,
969 <0 0xee080000 0 0x1100>;
970 interrupts = <0 108 IRQ_TYPE_LEVEL_HIGH>;
971 status = "disabled";
972
973 bus-range = <0 0>;
974 #address-cells = <3>;
975 #size-cells = <2>;
976 #interrupt-cells = <1>;
977 ranges = <0x02000000 0 0xee080000 0 0xee080000 0 0x00010000>;
978 interrupt-map-mask = <0xff00 0 0 0x7>;
979 interrupt-map = <0x0000 0 0 1 &gic 0 108 IRQ_TYPE_LEVEL_HIGH
980 0x0800 0 0 1 &gic 0 108 IRQ_TYPE_LEVEL_HIGH
981 0x1000 0 0 2 &gic 0 108 IRQ_TYPE_LEVEL_HIGH>;
982 };
983
984 pci1: pci@ee0d0000 {
985 compatible = "renesas,pci-r8a7791";
986 device_type = "pci";
987 clocks = <&mstp7_clks R8A7791_CLK_EHCI>;
988 reg = <0 0xee0d0000 0 0xc00>,
989 <0 0xee0c0000 0 0x1100>;
990 interrupts = <0 113 IRQ_TYPE_LEVEL_HIGH>;
991 status = "disabled";
992
993 bus-range = <1 1>;
994 #address-cells = <3>;
995 #size-cells = <2>;
996 #interrupt-cells = <1>;
997 ranges = <0x02000000 0 0xee0c0000 0 0xee0c0000 0 0x00010000>;
998 interrupt-map-mask = <0xff00 0 0 0x7>;
999 interrupt-map = <0x0000 0 0 1 &gic 0 113 IRQ_TYPE_LEVEL_HIGH
1000 0x0800 0 0 1 &gic 0 113 IRQ_TYPE_LEVEL_HIGH
1001 0x1000 0 0 2 &gic 0 113 IRQ_TYPE_LEVEL_HIGH>;
1002 };
1003
964 pciec: pcie@fe000000 { 1004 pciec: pcie@fe000000 {
965 compatible = "renesas,pcie-r8a7791"; 1005 compatible = "renesas,pcie-r8a7791";
966 reg = <0 0xfe000000 0 0x80000>; 1006 reg = <0 0xfe000000 0 0x80000>;