aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorWenyou Yang <wenyou.yang@atmel.com>2013-04-03 02:03:52 -0400
committerMark Brown <broonie@opensource.wolfsonmicro.com>2013-04-24 06:02:57 -0400
commita68b728f7a217ce30b0eb77f6cb8e955d6ce6841 (patch)
tree62c47f3c2195fe258ffeef0909e6a92ff5f5c61e
parentb6811e9ab714ca821f6663fa0b809eb790f99dd7 (diff)
ARM: dts: add pinctrl property for spi node for atmel SoC
Signed-off-by: Wenyou Yang <wenyou.yang@atmel.com> Tested-by: Richard Genoud <richard.genoud@gmail.com> Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Diffstat
-rw-r--r--arch/arm/boot/dts/at91sam9260.dtsi22
-rw-r--r--arch/arm/boot/dts/at91sam9263.dtsi22
-rw-r--r--arch/arm/boot/dts/at91sam9g45.dtsi22
-rw-r--r--arch/arm/boot/dts/at91sam9n12.dtsi22
-rw-r--r--arch/arm/boot/dts/at91sam9x5.dtsi22
5 files changed, 110 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/at91sam9260.dtsi b/arch/arm/boot/dts/at91sam9260.dtsi
index 6e31dc8f6f12..39253b9aedd1 100644
--- a/arch/arm/boot/dts/at91sam9260.dtsi
+++ b/arch/arm/boot/dts/at91sam9260.dtsi
@@ -322,6 +322,24 @@
322 }; 322 };
323 }; 323 };
324 324
325 spi0 {
326 pinctrl_spi0: spi0-0 {
327 atmel,pins =
328 <0 0 0x1 0x0 /* PA0 periph A SPI0_MISO pin */
329 0 1 0x1 0x0 /* PA1 periph A SPI0_MOSI pin */
330 0 2 0x1 0x0>; /* PA2 periph A SPI0_SPCK pin */
331 };
332 };
333
334 spi1 {
335 pinctrl_spi1: spi1-0 {
336 atmel,pins =
337 <1 0 0x1 0x0 /* PB0 periph A SPI1_MISO pin */
338 1 1 0x1 0x0 /* PB1 periph A SPI1_MOSI pin */
339 1 2 0x1 0x0>; /* PB2 periph A SPI1_SPCK pin */
340 };
341 };
342
325 pioA: gpio@fffff400 { 343 pioA: gpio@fffff400 {
326 compatible = "atmel,at91rm9200-gpio"; 344 compatible = "atmel,at91rm9200-gpio";
327 reg = <0xfffff400 0x200>; 345 reg = <0xfffff400 0x200>;
@@ -477,6 +495,8 @@
477 compatible = "atmel,at91rm9200-spi"; 495 compatible = "atmel,at91rm9200-spi";
478 reg = <0xfffc8000 0x200>; 496 reg = <0xfffc8000 0x200>;
479 interrupts = <12 4 3>; 497 interrupts = <12 4 3>;
498 pinctrl-names = "default";
499 pinctrl-0 = <&pinctrl_spi0>;
480 status = "disabled"; 500 status = "disabled";
481 }; 501 };
482 502
@@ -486,6 +506,8 @@
486 compatible = "atmel,at91rm9200-spi"; 506 compatible = "atmel,at91rm9200-spi";
487 reg = <0xfffcc000 0x200>; 507 reg = <0xfffcc000 0x200>;
488 interrupts = <13 4 3>; 508 interrupts = <13 4 3>;
509 pinctrl-names = "default";
510 pinctrl-0 = <&pinctrl_spi1>;
489 status = "disabled"; 511 status = "disabled";
490 }; 512 };
491 513
diff --git a/arch/arm/boot/dts/at91sam9263.dtsi b/arch/arm/boot/dts/at91sam9263.dtsi
index 6c6d9ae1577c..94b58ab2cc08 100644
--- a/arch/arm/boot/dts/at91sam9263.dtsi
+++ b/arch/arm/boot/dts/at91sam9263.dtsi
@@ -303,6 +303,24 @@
303 }; 303 };
304 }; 304 };
305 305
306 spi0 {
307 pinctrl_spi0: spi0-0 {
308 atmel,pins =
309 <0 0 0x2 0x0 /* PA0 periph B SPI0_MISO pin */
310 0 1 0x2 0x0 /* PA1 periph B SPI0_MOSI pin */
311 0 2 0x2 0x0>; /* PA2 periph B SPI0_SPCK pin */
312 };
313 };
314
315 spi1 {
316 pinctrl_spi1: spi1-0 {
317 atmel,pins =
318 <1 12 0x1 0x0 /* PB12 periph A SPI1_MISO pin */
319 1 13 0x1 0x0 /* PB13 periph A SPI1_MOSI pin */
320 1 14 0x1 0x0>; /* PB14 periph A SPI1_SPCK pin */
321 };
322 };
323
306 pioA: gpio@fffff200 { 324 pioA: gpio@fffff200 {
307 compatible = "atmel,at91rm9200-gpio"; 325 compatible = "atmel,at91rm9200-gpio";
308 reg = <0xfffff200 0x200>; 326 reg = <0xfffff200 0x200>;
@@ -469,6 +487,8 @@
469 compatible = "atmel,at91rm9200-spi"; 487 compatible = "atmel,at91rm9200-spi";
470 reg = <0xfffa4000 0x200>; 488 reg = <0xfffa4000 0x200>;
471 interrupts = <14 4 3>; 489 interrupts = <14 4 3>;
490 pinctrl-names = "default";
491 pinctrl-0 = <&pinctrl_spi0>;
472 status = "disabled"; 492 status = "disabled";
473 }; 493 };
474 494
@@ -478,6 +498,8 @@
478 compatible = "atmel,at91rm9200-spi"; 498 compatible = "atmel,at91rm9200-spi";
479 reg = <0xfffa8000 0x200>; 499 reg = <0xfffa8000 0x200>;
480 interrupts = <15 4 3>; 500 interrupts = <15 4 3>;
501 pinctrl-names = "default";
502 pinctrl-0 = <&pinctrl_spi1>;
481 status = "disabled"; 503 status = "disabled";
482 }; 504 };
483 }; 505 };
diff --git a/arch/arm/boot/dts/at91sam9g45.dtsi b/arch/arm/boot/dts/at91sam9g45.dtsi
index e085b8af9a52..cfdf429578b5 100644
--- a/arch/arm/boot/dts/at91sam9g45.dtsi
+++ b/arch/arm/boot/dts/at91sam9g45.dtsi
@@ -322,6 +322,24 @@
322 }; 322 };
323 }; 323 };
324 324
325 spi0 {
326 pinctrl_spi0: spi0-0 {
327 atmel,pins =
328 <1 0 0x1 0x0 /* PB0 periph A SPI0_MISO pin */
329 1 1 0x1 0x0 /* PB1 periph A SPI0_MOSI pin */
330 1 2 0x1 0x0>; /* PB2 periph A SPI0_SPCK pin */
331 };
332 };
333
334 spi1 {
335 pinctrl_spi1: spi1-0 {
336 atmel,pins =
337 <1 14 0x1 0x0 /* PB14 periph A SPI1_MISO pin */
338 1 15 0x1 0x0 /* PB15 periph A SPI1_MOSI pin */
339 1 16 0x1 0x0>; /* PB16 periph A SPI1_SPCK pin */
340 };
341 };
342
325 pioA: gpio@fffff200 { 343 pioA: gpio@fffff200 {
326 compatible = "atmel,at91rm9200-gpio"; 344 compatible = "atmel,at91rm9200-gpio";
327 reg = <0xfffff200 0x200>; 345 reg = <0xfffff200 0x200>;
@@ -538,6 +556,8 @@
538 compatible = "atmel,at91rm9200-spi"; 556 compatible = "atmel,at91rm9200-spi";
539 reg = <0xfffa4000 0x200>; 557 reg = <0xfffa4000 0x200>;
540 interrupts = <14 4 3>; 558 interrupts = <14 4 3>;
559 pinctrl-names = "default";
560 pinctrl-0 = <&pinctrl_spi0>;
541 status = "disabled"; 561 status = "disabled";
542 }; 562 };
543 563
@@ -547,6 +567,8 @@
547 compatible = "atmel,at91rm9200-spi"; 567 compatible = "atmel,at91rm9200-spi";
548 reg = <0xfffa8000 0x200>; 568 reg = <0xfffa8000 0x200>;
549 interrupts = <15 4 3>; 569 interrupts = <15 4 3>;
570 pinctrl-names = "default";
571 pinctrl-0 = <&pinctrl_spi1>;
550 status = "disabled"; 572 status = "disabled";
551 }; 573 };
552 }; 574 };
diff --git a/arch/arm/boot/dts/at91sam9n12.dtsi b/arch/arm/boot/dts/at91sam9n12.dtsi
index f3f87ef30558..b2961f1ea51b 100644
--- a/arch/arm/boot/dts/at91sam9n12.dtsi
+++ b/arch/arm/boot/dts/at91sam9n12.dtsi
@@ -261,6 +261,24 @@
261 }; 261 };
262 }; 262 };
263 263
264 spi0 {
265 pinctrl_spi0: spi0-0 {
266 atmel,pins =
267 <0 11 0x1 0x0 /* PA11 periph A SPI0_MISO pin */
268 0 12 0x1 0x0 /* PA12 periph A SPI0_MOSI pin */
269 0 13 0x1 0x0>; /* PA13 periph A SPI0_SPCK pin */