diff options
author | Boojin Kim <boojin.kim@samsung.com> | 2011-09-01 20:44:38 -0400 |
---|---|---|
committer | Vinod Koul <vinod.koul@intel.com> | 2011-09-14 01:40:03 -0400 |
commit | a422bd0f6d50bcb9c529d890bde70295915bb3e9 (patch) | |
tree | a0da0c498ccf4025e2cc00184495191afd3205c6 | |
parent | dafc954304ad3a471c82e7aad15b26f6be264560 (diff) |
ARM: S5PC100: Use generic DMA PL330 driver
This patch makes Samsung S5PC100 to use DMA PL330 driver
on DMADEVICE. The S5PC100 uses DMA generic APIs instead of
SAMSUNG specific S3C-PL330 APIs.
Signed-off-by: Boojin Kim <boojin.kim@samsung.com>
Acked-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Vinod Koul <vinod.koul@intel.com>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
Signed-off-by: Vinod Koul <vinod.koul@intel.com>
-rw-r--r-- | arch/arm/mach-s5pc100/Kconfig | 2 | ||||
-rw-r--r-- | arch/arm/mach-s5pc100/clock.c | 11 | ||||
-rw-r--r-- | arch/arm/mach-s5pc100/dma.c | 323 | ||||
-rw-r--r-- | arch/arm/mach-s5pc100/include/mach/dma.h | 2 |
4 files changed, 222 insertions, 116 deletions
diff --git a/arch/arm/mach-s5pc100/Kconfig b/arch/arm/mach-s5pc100/Kconfig index e8a33c4b054c..e538a4c67e9c 100644 --- a/arch/arm/mach-s5pc100/Kconfig +++ b/arch/arm/mach-s5pc100/Kconfig | |||
@@ -10,7 +10,7 @@ if ARCH_S5PC100 | |||
10 | config CPU_S5PC100 | 10 | config CPU_S5PC100 |
11 | bool | 11 | bool |
12 | select S5P_EXT_INT | 12 | select S5P_EXT_INT |
13 | select S3C_PL330_DMA | 13 | select SAMSUNG_DMADEV |
14 | help | 14 | help |
15 | Enable S5PC100 CPU support | 15 | Enable S5PC100 CPU support |
16 | 16 | ||
diff --git a/arch/arm/mach-s5pc100/clock.c b/arch/arm/mach-s5pc100/clock.c index ff5cbb30de5b..6527c05c5fa1 100644 --- a/arch/arm/mach-s5pc100/clock.c +++ b/arch/arm/mach-s5pc100/clock.c | |||
@@ -33,6 +33,11 @@ static struct clk s5p_clk_otgphy = { | |||
33 | .name = "otg_phy", | 33 | .name = "otg_phy", |
34 | }; | 34 | }; |
35 | 35 | ||
36 | static struct clk dummy_apb_pclk = { | ||
37 | .name = "apb_pclk", | ||
38 | .id = -1, | ||
39 | }; | ||
40 | |||
36 | static struct clk *clk_src_mout_href_list[] = { | 41 | static struct clk *clk_src_mout_href_list[] = { |
37 | [0] = &s5p_clk_27m, | 42 | [0] = &s5p_clk_27m, |
38 | [1] = &clk_fin_hpll, | 43 | [1] = &clk_fin_hpll, |
@@ -454,13 +459,13 @@ static struct clk init_clocks_off[] = { | |||
454 | .enable = s5pc100_d1_0_ctrl, | 459 | .enable = s5pc100_d1_0_ctrl, |
455 | .ctrlbit = (1 << 2), | 460 | .ctrlbit = (1 << 2), |
456 | }, { | 461 | }, { |
457 | .name = "pdma", | 462 | .name = "dma", |
458 | .devname = "s3c-pl330.1", | 463 | .devname = "s3c-pl330.1", |
459 | .parent = &clk_div_d1_bus.clk, | 464 | .parent = &clk_div_d1_bus.clk, |
460 | .enable = s5pc100_d1_0_ctrl, | 465 | .enable = s5pc100_d1_0_ctrl, |
461 | .ctrlbit = (1 << 1), | 466 | .ctrlbit = (1 << 1), |
462 | }, { | 467 | }, { |
463 | .name = "pdma", | 468 | .name = "dma", |
464 | .devname = "s3c-pl330.0", | 469 | .devname = "s3c-pl330.0", |
465 | .parent = &clk_div_d1_bus.clk, | 470 | .parent = &clk_div_d1_bus.clk, |
466 | .enable = s5pc100_d1_0_ctrl, | 471 | .enable = s5pc100_d1_0_ctrl, |
@@ -1276,5 +1281,7 @@ void __init s5pc100_register_clocks(void) | |||
1276 | s3c_register_clocks(init_clocks_off, ARRAY_SIZE(init_clocks_off)); | 1281 | s3c_register_clocks(init_clocks_off, ARRAY_SIZE(init_clocks_off)); |
1277 | s3c_disable_clocks(init_clocks_off, ARRAY_SIZE(init_clocks_off)); | 1282 | s3c_disable_clocks(init_clocks_off, ARRAY_SIZE(init_clocks_off)); |
1278 | 1283 | ||
1284 | s3c24xx_register_clock(&dummy_apb_pclk); | ||
1285 | |||
1279 | s3c_pwmclk_init(); | 1286 | s3c_pwmclk_init(); |
1280 | } | 1287 | } |
diff --git a/arch/arm/mach-s5pc100/dma.c b/arch/arm/mach-s5pc100/dma.c index bf4cd0fb97c6..ef803e92d35d 100644 --- a/arch/arm/mach-s5pc100/dma.c +++ b/arch/arm/mach-s5pc100/dma.c | |||
@@ -1,4 +1,8 @@ | |||
1 | /* | 1 | /* linux/arch/arm/mach-s5pc100/dma.c |
2 | * | ||
3 | * Copyright (c) 2011 Samsung Electronics Co., Ltd. | ||
4 | * http://www.samsung.com | ||
5 | * | ||
2 | * Copyright (C) 2010 Samsung Electronics Co. Ltd. | 6 | * Copyright (C) 2010 Samsung Electronics Co. Ltd. |
3 | * Jaswinder Singh <jassi.brar@samsung.com> | 7 | * Jaswinder Singh <jassi.brar@samsung.com> |
4 | * | 8 | * |
@@ -17,150 +21,245 @@ | |||
17 | * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | 21 | * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. |
18 | */ | 22 | */ |
19 | 23 | ||
20 | #include <linux/platform_device.h> | ||
21 | #include <linux/dma-mapping.h> | 24 | #include <linux/dma-mapping.h> |
25 | #include <linux/amba/bus.h> | ||
26 | #include <linux/amba/pl330.h> | ||
22 | 27 | ||
28 | #include <asm/irq.h> | ||
23 | #include <plat/devs.h> | 29 | #include <plat/devs.h> |
30 | #include <plat/irqs.h> | ||
24 | 31 | ||
25 | #include <mach/map.h> | 32 | #include <mach/map.h> |
26 | #include <mach/irqs.h> | 33 | #include <mach/irqs.h> |
27 | 34 | #include <mach/dma.h> | |
28 | #include <plat/s3c-pl330-pdata.h> | ||
29 | 35 | ||
30 | static u64 dma_dmamask = DMA_BIT_MASK(32); | 36 | static u64 dma_dmamask = DMA_BIT_MASK(32); |
31 | 37 | ||
32 | static struct resource s5pc100_pdma0_resource[] = { | 38 | struct dma_pl330_peri pdma0_peri[30] = { |
33 | [0] = { | 39 | { |
34 | .start = S5PC100_PA_PDMA0, | 40 | .peri_id = (u8)DMACH_UART0_RX, |
35 | .end = S5PC100_PA_PDMA0 + SZ_4K, | 41 | .rqtype = DEVTOMEM, |
36 | .flags = IORESOURCE_MEM, | 42 | }, { |
37 | }, | 43 | .peri_id = (u8)DMACH_UART0_TX, |
38 | [1] = { | 44 | .rqtype = MEMTODEV, |
39 | .start = IRQ_PDMA0, | 45 | }, { |
40 | .end = IRQ_PDMA0, | 46 | .peri_id = (u8)DMACH_UART1_RX, |
41 | .flags = IORESOURCE_IRQ, | 47 | .rqtype = DEVTOMEM, |
48 | }, { | ||
49 | .peri_id = (u8)DMACH_UART1_TX, | ||
50 | .rqtype = MEMTODEV, | ||
51 | }, { | ||
52 | .peri_id = (u8)DMACH_UART2_RX, | ||
53 | .rqtype = DEVTOMEM, | ||
54 | }, { | ||
55 | .peri_id = (u8)DMACH_UART2_TX, | ||
56 | .rqtype = MEMTODEV, | ||
57 | }, { | ||
58 | .peri_id = (u8)DMACH_UART3_RX, | ||
59 | .rqtype = DEVTOMEM, | ||
60 | }, { | ||
61 | .peri_id = (u8)DMACH_UART3_TX, | ||
62 | .rqtype = MEMTODEV, | ||
63 | }, { | ||
64 | .peri_id = DMACH_IRDA, | ||
65 | }, { | ||
66 | .peri_id = (u8)DMACH_I2S0_RX, | ||
67 | .rqtype = DEVTOMEM, | ||
68 | }, { | ||
69 | .peri_id = (u8)DMACH_I2S0_TX, | ||
70 | .rqtype = MEMTODEV, | ||
71 | }, { | ||
72 | .peri_id = (u8)DMACH_I2S0S_TX, | ||
73 | .rqtype = MEMTODEV, | ||
74 | }, { | ||
75 | .peri_id = (u8)DMACH_I2S1_RX, | ||
76 | .rqtype = DEVTOMEM, | ||
77 | }, { | ||
78 | .peri_id = (u8)DMACH_I2S1_TX, | ||
79 | .rqtype = MEMTODEV, | ||
80 | }, { | ||
81 | .peri_id = (u8)DMACH_I2S2_RX, | ||
82 | .rqtype = DEVTOMEM, | ||
83 | }, { | ||
84 | .peri_id = (u8)DMACH_I2S2_TX, | ||
85 | .rqtype = MEMTODEV, | ||
86 | }, { | ||
87 | .peri_id = (u8)DMACH_SPI0_RX, | ||
88 | .rqtype = DEVTOMEM, | ||
89 | }, { | ||
90 | .peri_id = (u8)DMACH_SPI0_TX, | ||
91 | .rqtype = MEMTODEV, | ||
92 | }, { | ||
93 | .peri_id = (u8)DMACH_SPI1_RX, | ||
94 | .rqtype = DEVTOMEM, | ||
95 | }, { | ||
96 | .peri_id = (u8)DMACH_SPI1_TX, | ||
97 | .rqtype = MEMTODEV, | ||
98 | }, { | ||
99 | .peri_id = (u8)DMACH_SPI2_RX, | ||
100 | .rqtype = DEVTOMEM, | ||
101 | }, { | ||
102 | .peri_id = (u8)DMACH_SPI2_TX, | ||
103 | .rqtype = MEMTODEV, | ||
104 | }, { | ||
105 | .peri_id = (u8)DMACH_AC97_MICIN, | ||
106 | .rqtype = DEVTOMEM, | ||
107 | }, { | ||
108 | .peri_id = (u8)DMACH_AC97_PCMIN, | ||
109 | .rqtype = DEVTOMEM, | ||
110 | }, { | ||
111 | .peri_id = (u8)DMACH_AC97_PCMOUT, | ||
112 | .rqtype = MEMTODEV, | ||
113 | }, { | ||
114 | .peri_id = (u8)DMACH_EXTERNAL, | ||
115 | }, { | ||
116 | .peri_id = (u8)DMACH_PWM, | ||
117 | }, { | ||
118 | .peri_id = (u8)DMACH_SPDIF, | ||
119 | .rqtype = MEMTODEV, | ||
120 | }, { | ||
121 | .peri_id = (u8)DMACH_HSI_RX, | ||
122 | .rqtype = DEVTOMEM, | ||
123 | }, { | ||
124 | .peri_id = (u8)DMACH_HSI_TX, | ||
125 | .rqtype = MEMTODEV, | ||
42 | }, | 126 | }, |
43 | }; | 127 | }; |
44 | 128 | ||
45 | static struct s3c_pl330_platdata s5pc100_pdma0_pdata = { | 129 | struct dma_pl330_platdata s5pc100_pdma0_pdata = { |
46 | .peri = { | 130 | .nr_valid_peri = ARRAY_SIZE(pdma0_peri), |
47 | [0] = DMACH_UART0_RX, | 131 | .peri = pdma0_peri, |
48 | [1] = DMACH_UART0_TX, | ||
49 | [2] = DMACH_UART1_RX, | ||
50 | [3] = DMACH_UART1_TX, | ||
51 | [4] = DMACH_UART2_RX, | ||
52 | [5] = DMACH_UART2_TX, | ||
53 | [6] = DMACH_UART3_RX, | ||
54 | [7] = DMACH_UART3_TX, | ||
55 | [8] = DMACH_IRDA, | ||
56 | [9] = DMACH_I2S0_RX, | ||
57 | [10] = DMACH_I2S0_TX, | ||
58 | [11] = DMACH_I2S0S_TX, | ||
59 | [12] = DMACH_I2S1_RX, | ||
60 | [13] = DMACH_I2S1_TX, | ||
61 | [14] = DMACH_I2S2_RX, | ||
62 | [15] = DMACH_I2S2_TX, | ||
63 | [16] = DMACH_SPI0_RX, | ||
64 | [17] = DMACH_SPI0_TX, | ||
65 | [18] = DMACH_SPI1_RX, | ||
66 | [19] = DMACH_SPI1_TX, | ||
67 | [20] = DMACH_SPI2_RX, | ||
68 | [21] = DMACH_SPI2_TX, | ||
69 | [22] = DMACH_AC97_MICIN, | ||
70 | [23] = DMACH_AC97_PCMIN, | ||
71 | [24] = DMACH_AC97_PCMOUT, | ||
72 | [25] = DMACH_EXTERNAL, | ||
73 | [26] = DMACH_PWM, | ||
74 | [27] = DMACH_SPDIF, | ||
75 | [28] = DMACH_HSI_RX, | ||
76 | [29] = DMACH_HSI_TX, | ||
77 | [30] = DMACH_MAX, | ||
78 | [31] = DMACH_MAX, | ||
79 | }, | ||
80 | }; | 132 | }; |
81 | 133 | ||
82 | static struct platform_device s5pc100_device_pdma0 = { | 134 | struct amba_device s5pc100_device_pdma0 = { |
83 | .name = "s3c-pl330", | 135 | .dev = { |
84 | .id = 0, | 136 | .init_name = "dma-pl330.0", |
85 | .num_resources = ARRAY_SIZE(s5pc100_pdma0_resource), | ||
86 | .resource = s5pc100_pdma0_resource, | ||
87 | .dev = { | ||
88 | .dma_mask = &dma_dmamask, | 137 | .dma_mask = &dma_dmamask, |
89 | .coherent_dma_mask = DMA_BIT_MASK(32), | 138 | .coherent_dma_mask = DMA_BIT_MASK(32), |
90 | .platform_data = &s5pc100_pdma0_pdata, | 139 | .platform_data = &s5pc100_pdma0_pdata, |
91 | }, | 140 | }, |
92 | }; | 141 | .res = { |
93 | 142 | .start = S5PC100_PA_PDMA0, | |
94 | static struct resource s5pc100_pdma1_resource[] = { | 143 | .end = S5PC100_PA_PDMA0 + SZ_4K, |
95 | [0] = { | ||
96 | .start = S5PC100_PA_PDMA1, | ||
97 | .end = S5PC100_PA_PDMA1 + SZ_4K, | ||
98 | .flags = IORESOURCE_MEM, | 144 | .flags = IORESOURCE_MEM, |
99 | }, | 145 | }, |
100 | [1] = { | 146 | .irq = {IRQ_PDMA0, NO_IRQ}, |
101 | .start = IRQ_PDMA1, | 147 | .periphid = 0x00041330, |
102 | .end = IRQ_PDMA1, | ||
103 | .flags = IORESOURCE_IRQ, | ||
104 | }, | ||
105 | }; | 148 | }; |
106 | 149 | ||
107 | static struct s3c_pl330_platdata s5pc100_pdma1_pdata = { | 150 | struct dma_pl330_peri pdma1_peri[30] = { |
108 | .peri = { | 151 | { |
109 | [0] = DMACH_UART0_RX, | 152 | .peri_id = (u8)DMACH_UART0_RX, |
110 | [1] = DMACH_UART0_TX, | 153 | .rqtype = DEVTOMEM, |
111 | [2] = DMACH_UART1_RX, | 154 | }, { |
112 | [3] = DMACH_UART1_TX, | 155 | .peri_id = (u8)DMACH_UART0_TX, |
113 | [4] = DMACH_UART2_RX, | 156 | .rqtype = MEMTODEV, |
114 | [5] = DMACH_UART2_TX, | 157 | }, { |
115 | [6] = DMACH_UART3_RX, | 158 | .peri_id = (u8)DMACH_UART1_RX, |
116 | [7] = DMACH_UART3_TX, | 159 | .rqtype = DEVTOMEM, |
117 | [8] = DMACH_IRDA, | 160 | }, { |
118 | [9] = DMACH_I2S0_RX, | 161 | .peri_id = (u8)DMACH_UART1_TX, |
119 | [10] = DMACH_I2S0_TX, | 162 | .rqtype = MEMTODEV, |
120 | [11] = DMACH_I2S0S_TX, | 163 | }, { |
121 | [12] = DMACH_I2S1_RX, | 164 | .peri_id = (u8)DMACH_UART2_RX, |
122 | [13] = DMACH_I2S1_TX, | 165 | .rqtype = DEVTOMEM, |
123 | [14] = DMACH_I2S2_RX, | 166 | }, { |
124 | [15] = DMACH_I2S2_TX, | 167 | .peri_id = (u8)DMACH_UART2_TX, |
125 | [16] = DMACH_SPI0_RX, | 168 | .rqtype = MEMTODEV, |
126 | [17] = DMACH_SPI0_TX, | 169 | }, { |
127 | [18] = DMACH_SPI1_RX, | 170 | .peri_id = (u8)DMACH_UART3_RX, |
128 | [19] = DMACH_SPI1_TX, | 171 | .rqtype = DEVTOMEM, |
129 | [20] = DMACH_SPI2_RX, | 172 | }, { |
130 | [21] = DMACH_SPI2_TX, | 173 | .peri_id = (u8)DMACH_UART3_TX, |
131 | [22] = DMACH_PCM0_RX, | 174 | .rqtype = MEMTODEV, |
132 | [23] = DMACH_PCM0_TX, | 175 | }, { |
133 | [24] = DMACH_PCM1_RX, | 176 | .peri_id = DMACH_IRDA, |
134 | [25] = DMACH_PCM1_TX, | 177 | }, { |
135 | [26] = DMACH_MSM_REQ0, | 178 | .peri_id = (u8)DMACH_I2S0_RX, |
136 | [27] = DMACH_MSM_REQ1, | 179 | .rqtype = DEVTOMEM, |
137 | [28] = DMACH_MSM_REQ2, | 180 | }, { |
138 | [29] = DMACH_MSM_REQ3, | 181 | .peri_id = (u8)DMACH_I2S0_TX, |
139 | [30] = DMACH_MAX, | 182 | .rqtype = MEMTODEV, |
140 | [31] = DMACH_MAX, | 183 | }, { |
184 | .peri_id = (u8)DMACH_I2S0S_TX, | ||
185 | .rqtype = MEMTODEV, | ||
186 | }, { | ||
187 | .peri_id = (u8)DMACH_I2S1_RX, | ||
188 | .rqtype = DEVTOMEM, | ||
189 | }, { | ||
190 | .peri_id = (u8)DMACH_I2S1_TX, | ||
191 | .rqtype = MEMTODEV, | ||
192 | }, { | ||
193 | .peri_id = (u8)DMACH_I2S2_RX, | ||
194 | .rqtype = DEVTOMEM, | ||
195 | }, { | ||
196 | .peri_id = (u8)DMACH_I2S2_TX, | ||
197 | .rqtype = MEMTODEV, | ||
198 | }, { | ||
199 | .peri_id = (u8)DMACH_SPI0_RX, | ||
200 | .rqtype = DEVTOMEM, | ||
201 | }, { | ||
202 | .peri_id = (u8)DMACH_SPI0_TX, | ||
203 | .rqtype = MEMTODEV, | ||
204 | }, { | ||
205 | .peri_id = (u8)DMACH_SPI1_RX, | ||
206 | .rqtype = DEVTOMEM, | ||
207 | }, { | ||
208 | .peri_id = (u8)DMACH_SPI1_TX, | ||
209 | .rqtype = MEMTODEV, | ||
210 | }, { | ||
211 | .peri_id = (u8)DMACH_SPI2_RX, | ||
212 | .rqtype = DEVTOMEM, | ||
213 | }, { | ||
214 | .peri_id = (u8)DMACH_SPI2_TX, | ||
215 | .rqtype = MEMTODEV, | ||
216 | }, { | ||
217 | .peri_id = (u8)DMACH_PCM0_RX, | ||
218 | .rqtype = DEVTOMEM, | ||
219 | }, { | ||
220 | .peri_id = (u8)DMACH_PCM1_TX, | ||
221 | .rqtype = MEMTODEV, | ||
222 | }, { | ||
223 | .peri_id = (u8)DMACH_PCM1_RX, | ||
224 | .rqtype = DEVTOMEM, | ||
225 | }, { | ||
226 | .peri_id = (u8)DMACH_PCM1_TX, | ||
227 | .rqtype = MEMTODEV, | ||
228 | }, { | ||
229 | .peri_id = (u8)DMACH_MSM_REQ0, | ||
230 | }, { | ||
231 | .peri_id = (u8)DMACH_MSM_REQ1, | ||
232 | }, { | ||
233 | .peri_id = (u8)DMACH_MSM_REQ2, | ||
234 | }, { | ||
235 | .peri_id = (u8)DMACH_MSM_REQ3, | ||
141 | }, | 236 | }, |
142 | }; | 237 | }; |
143 | 238 | ||
144 | static struct platform_device s5pc100_device_pdma1 = { | 239 | struct dma_pl330_platdata s5pc100_pdma1_pdata = { |
145 | .name = "s3c-pl330", | 240 | .nr_valid_peri = ARRAY_SIZE(pdma1_peri), |
146 | .id = 1, | 241 | .peri = pdma1_peri, |
147 | .num_resources = ARRAY_SIZE(s5pc100_pdma1_resource), | 242 | }; |
148 | .resource = s5pc100_pdma1_resource, | 243 | |
149 | .dev = { | 244 | struct amba_device s5pc100_device_pdma1 = { |
245 | .dev = { | ||
246 | .init_name = "dma-pl330.1", | ||
150 | .dma_mask = &dma_dmamask, | 247 | .dma_mask = &dma_dmamask, |
151 | .coherent_dma_mask = DMA_BIT_MASK(32), | 248 | .coherent_dma_mask = DMA_BIT_MASK(32), |
152 | .platform_data = &s5pc100_pdma1_pdata, | 249 | .platform_data = &s5pc100_pdma1_pdata, |
153 | }, | 250 | }, |
154 | }; | 251 | .res = { |
155 | 252 | .start = S5PC100_PA_PDMA1, | |
156 | static struct platform_device *s5pc100_dmacs[] __initdata = { | 253 | .end = S5PC100_PA_PDMA1 + SZ_4K, |
157 | &s5pc100_device_pdma0, | 254 | .flags = IORESOURCE_MEM, |
158 | &s5pc100_device_pdma1, | 255 | }, |
256 | .irq = {IRQ_PDMA1, NO_IRQ}, | ||
257 | .periphid = 0x00041330, | ||
159 | }; | 258 | }; |
160 | 259 | ||
161 | static int __init s5pc100_dma_init(void) | 260 | static int __init s5pc100_dma_init(void) |
162 | { | 261 | { |
163 | platform_add_devices(s5pc100_dmacs, ARRAY_SIZE(s5pc100_dmacs)); | 262 | amba_device_register(&s5pc100_device_pdma0, &iomem_resource); |
164 | 263 | ||
165 | return 0; | 264 | return 0; |
166 | } | 265 | } |
diff --git a/arch/arm/mach-s5pc100/include/mach/dma.h b/arch/arm/mach-s5pc100/include/mach/dma.h index 1beae2cca6a3..201842a3769e 100644 --- a/arch/arm/mach-s5pc100/include/mach/dma.h +++ b/arch/arm/mach-s5pc100/include/mach/dma.h | |||
@@ -20,7 +20,7 @@ | |||
20 | #ifndef __MACH_DMA_H | 20 | #ifndef __MACH_DMA_H |
21 | #define __MACH_DMA_H | 21 | #define __MACH_DMA_H |
22 | 22 | ||
23 | /* This platform uses the common S3C DMA API driver for PL330 */ | 23 | /* This platform uses the common DMA API driver for PL330 */ |
24 | #include <plat/dma-pl330.h> | 24 | #include <plat/dma-pl330.h> |
25 | 25 | ||
26 | #endif /* __MACH_DMA_H */ | 26 | #endif /* __MACH_DMA_H */ |