aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorBen Dooks <ben.dooks@codethink.co.uk>2013-05-28 16:34:50 -0400
committerBen Dooks <ben.dooks@codethink.co.uk>2013-10-19 15:46:34 -0400
commit98dec91fa36a4a74f7c44dd2dfb000203656f4f4 (patch)
tree9131b2b8a3ca37737d3e616edbf378541fd61123
parentbca028e7c2537fea9f401c20dd7b2103358b5efe (diff)
ARM: vexpress: add big endian support
Add support for the versatile express systems to boot big-endian. Signed-off-by: Ben Dooks <ben.dooks@codethink.co.uk>
-rw-r--r--arch/arm/mach-vexpress/Kconfig1
-rw-r--r--arch/arm/plat-versatile/headsmp.S2
2 files changed, 3 insertions, 0 deletions
diff --git a/arch/arm/mach-vexpress/Kconfig b/arch/arm/mach-vexpress/Kconfig
index 365795447804..4fe8ebe5b2d4 100644
--- a/arch/arm/mach-vexpress/Kconfig
+++ b/arch/arm/mach-vexpress/Kconfig
@@ -1,6 +1,7 @@
1config ARCH_VEXPRESS 1config ARCH_VEXPRESS
2 bool "ARM Ltd. Versatile Express family" if ARCH_MULTI_V7 2 bool "ARM Ltd. Versatile Express family" if ARCH_MULTI_V7
3 select ARCH_REQUIRE_GPIOLIB 3 select ARCH_REQUIRE_GPIOLIB
4 select ARCH_SUPPORTS_BIG_ENDIAN
4 select ARM_AMBA 5 select ARM_AMBA
5 select ARM_GIC 6 select ARM_GIC
6 select ARM_TIMER_SP804 7 select ARM_TIMER_SP804
diff --git a/arch/arm/plat-versatile/headsmp.S b/arch/arm/plat-versatile/headsmp.S
index 2677bc3762d7..40f27e52de75 100644
--- a/arch/arm/plat-versatile/headsmp.S
+++ b/arch/arm/plat-versatile/headsmp.S
@@ -10,6 +10,7 @@
10 */ 10 */
11#include <linux/linkage.h> 11#include <linux/linkage.h>
12#include <linux/init.h> 12#include <linux/init.h>
13#include <asm/assembler.h>
13 14
14/* 15/*
15 * Realview/Versatile Express specific entry point for secondary CPUs. 16 * Realview/Versatile Express specific entry point for secondary CPUs.
@@ -17,6 +18,7 @@
17 * until we're ready for them to initialise. 18 * until we're ready for them to initialise.
18 */ 19 */
19ENTRY(versatile_secondary_startup) 20ENTRY(versatile_secondary_startup)
21 ARM_BE8(setend be)
20 mrc p15, 0, r0, c0, c0, 5 22 mrc p15, 0, r0, c0, c0, 5
21 bic r0, #0xff000000 23 bic r0, #0xff000000
22 adr r4, 1f 24 adr r4, 1f