aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorPhilipp Zabel <p.zabel@pengutronix.de>2013-07-24 12:35:28 -0400
committerShawn Guo <shawn.guo@linaro.org>2013-08-22 11:29:48 -0400
commit9273ee3528596f6d4f67244f3532da39de0e34af (patch)
treea31167649486b8c94af02cf8d9ef330b9d25bee5
parent38501179c932245bc02a0becbd7dd5f6677902e3 (diff)
ARM i.MX6Q: dts: Enable SPI NOR flash on Phytec phyFLEX-i.MX6 Ouad module
Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
-rw-r--r--arch/arm/boot/dts/imx6q-phytec-pfla02.dtsi15
1 files changed, 15 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/imx6q-phytec-pfla02.dtsi b/arch/arm/boot/dts/imx6q-phytec-pfla02.dtsi
index c6fff174dfd1..a4194f2c7d8b 100644
--- a/arch/arm/boot/dts/imx6q-phytec-pfla02.dtsi
+++ b/arch/arm/boot/dts/imx6q-phytec-pfla02.dtsi
@@ -20,6 +20,20 @@
20 }; 20 };
21}; 21};
22 22
23&ecspi3 {
24 pinctrl-names = "default";
25 pinctrl-0 = <&pinctrl_ecspi3_1>;
26 status = "okay";
27 fsl,spi-num-chipselects = <1>;
28 cs-gpios = <&gpio4 24 0>;
29
30 flash@0 {
31 compatible = "m25p80";
32 spi-max-frequency = <20000000>;
33 reg = <0>;
34 };
35};
36
23&iomuxc { 37&iomuxc {
24 pinctrl-names = "default"; 38 pinctrl-names = "default";
25 pinctrl-0 = <&pinctrl_hog>; 39 pinctrl-0 = <&pinctrl_hog>;
@@ -28,6 +42,7 @@
28 pinctrl_hog: hoggrp { 42 pinctrl_hog: hoggrp {
29 fsl,pins = < 43 fsl,pins = <
30 MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x80000000 44 MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x80000000
45 MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24 0x80000000 /* SPI NOR chipselect */
31 >; 46 >;
32 }; 47 };
33 }; 48 };