aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSteve Glendinning <steve.glendinning@shawell.net>2012-05-03 20:57:11 -0400
committerDavid S. Miller <davem@davemloft.net>2012-05-07 23:43:56 -0400
commit7749622d7fc958ecfbec67bc76c9e0d861a872d8 (patch)
tree8b1049945caa0332055ca893b4e938330a099f9a
parent0d6c4a2e4641bbc556dd74d3aa158c413a972492 (diff)
smsc75xx: replace 0xffff with PHY_INT_SRC_CLEAR_ALL
This patch defines PHY_INT_SRC_CLEAR_ALL to replace the value 0xffff in order to be more self-documenting. This patch should make no functional change, it is purely cosmetic. Signed-off-by: Steve Glendinning <steve.glendinning@shawell.net> Signed-off-by: David S. Miller <davem@davemloft.net>
-rw-r--r--drivers/net/usb/smsc75xx.c3
-rw-r--r--drivers/net/usb/smsc75xx.h1
2 files changed, 3 insertions, 1 deletions
diff --git a/drivers/net/usb/smsc75xx.c b/drivers/net/usb/smsc75xx.c
index 00103a8c5e04..ecab87b85728 100644
--- a/drivers/net/usb/smsc75xx.c
+++ b/drivers/net/usb/smsc75xx.c
@@ -511,7 +511,8 @@ static int smsc75xx_link_reset(struct usbnet *dev)
511 /* read and write to clear phy interrupt status */ 511 /* read and write to clear phy interrupt status */
512 ret = smsc75xx_mdio_read(dev->net, mii->phy_id, PHY_INT_SRC); 512 ret = smsc75xx_mdio_read(dev->net, mii->phy_id, PHY_INT_SRC);
513 check_warn_return(ret, "Error reading PHY_INT_SRC"); 513 check_warn_return(ret, "Error reading PHY_INT_SRC");
514 smsc75xx_mdio_write(dev->net, mii->phy_id, PHY_INT_SRC, 0xffff); 514 smsc75xx_mdio_write(dev->net, mii->phy_id, PHY_INT_SRC,
515 PHY_INT_SRC_CLEAR_ALL);
515 516
516 ret = smsc75xx_write_reg(dev, INT_STS, INT_STS_CLEAR_ALL); 517 ret = smsc75xx_write_reg(dev, INT_STS, INT_STS_CLEAR_ALL);
517 check_warn_return(ret, "Error writing INT_STS"); 518 check_warn_return(ret, "Error writing INT_STS");
diff --git a/drivers/net/usb/smsc75xx.h b/drivers/net/usb/smsc75xx.h
index 16e98c778344..67eba39e6ee2 100644
--- a/drivers/net/usb/smsc75xx.h
+++ b/drivers/net/usb/smsc75xx.h
@@ -388,6 +388,7 @@
388#define PHY_INT_SRC_ANEG_COMP ((u16)0x0040) 388#define PHY_INT_SRC_ANEG_COMP ((u16)0x0040)
389#define PHY_INT_SRC_REMOTE_FAULT ((u16)0x0020) 389#define PHY_INT_SRC_REMOTE_FAULT ((u16)0x0020)
390#define PHY_INT_SRC_LINK_DOWN ((u16)0x0010) 390#define PHY_INT_SRC_LINK_DOWN ((u16)0x0010)
391#define PHY_INT_SRC_CLEAR_ALL ((u16)0xffff)
391 392
392#define PHY_INT_MASK (30) 393#define PHY_INT_MASK (30)
393#define PHY_INT_MASK_ENERGY_ON ((u16)0x0080) 394#define PHY_INT_MASK_ENERGY_ON ((u16)0x0080)