aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorYe He <ye.he@csr.com>2013-09-22 05:00:51 -0400
committerOlof Johansson <olof@lixom.net>2013-10-29 15:40:56 -0400
commit5fadea22860d315330b51aa16569e05e4f1c610b (patch)
tree4745bce4150e6be8839e396e69a9e9d878942872
parentd0e639c9e06d44e713170031fe05fb60ebe680af (diff)
ARM: dts: sirf: add missed memcontrol-monitor node in prima2 and atlas6 dts
memcontrol-monitor provides the ability of monitoring the memory bandwidth. Signed-off-by: Ye He <ye.he@csr.com> Signed-off-by: Barry Song <Baohua.Song@csr.com> Signed-off-by: Olof Johansson <olof@lixom.net>
-rw-r--r--arch/arm/boot/dts/atlas6.dtsi9
-rw-r--r--arch/arm/boot/dts/prima2.dtsi9
2 files changed, 16 insertions, 2 deletions
diff --git a/arch/arm/boot/dts/atlas6.dtsi b/arch/arm/boot/dts/atlas6.dtsi
index 6db4f81d4795..e53dc6d4eb26 100644
--- a/arch/arm/boot/dts/atlas6.dtsi
+++ b/arch/arm/boot/dts/atlas6.dtsi
@@ -75,10 +75,17 @@
75 75
76 memory-controller@90000000 { 76 memory-controller@90000000 {
77 compatible = "sirf,prima2-memc"; 77 compatible = "sirf,prima2-memc";
78 reg = <0x90000000 0x10000>; 78 reg = <0x90000000 0x2000>;
79 interrupts = <27>; 79 interrupts = <27>;
80 clocks = <&clks 5>; 80 clocks = <&clks 5>;
81 }; 81 };
82
83 memc-monitor {
84 compatible = "sirf,prima2-memcmon";
85 reg = <0x90002000 0x200>;
86 interrupts = <4>;
87 clocks = <&clks 32>;
88 };
82 }; 89 };
83 90
84 disp-iobg { 91 disp-iobg {
diff --git a/arch/arm/boot/dts/prima2.dtsi b/arch/arm/boot/dts/prima2.dtsi
index 27ed9f5144bc..34e29b80f97f 100644
--- a/arch/arm/boot/dts/prima2.dtsi
+++ b/arch/arm/boot/dts/prima2.dtsi
@@ -86,10 +86,17 @@
86 86
87 memory-controller@90000000 { 87 memory-controller@90000000 {
88 compatible = "sirf,prima2-memc"; 88 compatible = "sirf,prima2-memc";
89 reg = <0x90000000 0x10000>; 89 reg = <0x90000000 0x2000>;
90 interrupts = <27>; 90 interrupts = <27>;
91 clocks = <&clks 5>; 91 clocks = <&clks 5>;
92 }; 92 };
93
94 memc-monitor {
95 compatible = "sirf,prima2-memcmon";
96 reg = <0x90002000 0x200>;
97 interrupts = <4>;
98 clocks = <&clks 32>;
99 };
93 }; 100 };
94 101
95 disp-iobg { 102 disp-iobg {