aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorVille Syrjälä <ville.syrjala@linux.intel.com>2014-06-27 12:49:57 -0400
committerDaniel Vetter <daniel.vetter@ffwll.ch>2014-08-08 11:43:56 -0400
commit3dd7b97458e8aa2d8985b46622d226fa635071e7 (patch)
treeefa9cc74dc12fbd04aeafa498f9f9d3ecf9a4b3b
parent3c2777fd2faa5d1c1d5867baa086f2fd8b05479e (diff)
drm/i915: Hack to tie both common lanes together on chv
It looks like frobbing the cmnreset line on pne PHY disturbs the other PHY on chv. The result is a black screen. On HDMI it's just a flash of black, but DP usually falls over and can't get back up. As a workaround set up the power domains so that both common lane wells power up and down together. I also tried leaving the cmnreset deasserted even the if the power well goes down but that didn't seem acceptable to the PHY. Reviewed-by: Rafael Barbalho <rafael.barbalho@intel.com> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
-rw-r--r--drivers/gpu/drm/i915/intel_pm.c14
1 files changed, 12 insertions, 2 deletions
diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c
index da43e30ad60b..aaae22815965 100644
--- a/drivers/gpu/drm/i915/intel_pm.c
+++ b/drivers/gpu/drm/i915/intel_pm.c
@@ -6877,13 +6877,23 @@ static struct i915_power_well chv_power_wells[] = {
6877#endif 6877#endif
6878 { 6878 {
6879 .name = "dpio-common-bc", 6879 .name = "dpio-common-bc",
6880 .domains = CHV_DPIO_CMN_BC_POWER_DOMAINS, 6880 /*
6881 * XXX: cmnreset for one PHY seems to disturb the other.
6882 * As a workaround keep both powered on at the same
6883 * time for now.
6884 */
6885 .domains = CHV_DPIO_CMN_BC_POWER_DOMAINS | CHV_DPIO_CMN_D_POWER_DOMAINS,
6881 .data = PUNIT_POWER_WELL_DPIO_CMN_BC, 6886 .data = PUNIT_POWER_WELL_DPIO_CMN_BC,
6882 .ops = &chv_dpio_cmn_power_well_ops, 6887 .ops = &chv_dpio_cmn_power_well_ops,
6883 }, 6888 },
6884 { 6889 {
6885 .name = "dpio-common-d", 6890 .name = "dpio-common-d",
6886 .domains = CHV_DPIO_CMN_D_POWER_DOMAINS, 6891 /*
6892 * XXX: cmnreset for one PHY seems to disturb the other.
6893 * As a workaround keep both powered on at the same
6894 * time for now.
6895 */
6896 .domains = CHV_DPIO_CMN_BC_POWER_DOMAINS | CHV_DPIO_CMN_D_POWER_DOMAINS,
6887 .data = PUNIT_POWER_WELL_DPIO_CMN_D, 6897 .data = PUNIT_POWER_WELL_DPIO_CMN_D,
6888 .ops = &chv_dpio_cmn_power_well_ops, 6898 .ops = &chv_dpio_cmn_power_well_ops,
6889 }, 6899 },