aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorFrancois Romieu <romieu@fr.zoreil.com>2010-03-27 22:35:46 -0400
committerGreg Kroah-Hartman <gregkh@suse.de>2010-05-12 18:02:52 -0400
commit32540e100331b54d98555cdb30032a3febefa4a2 (patch)
tree9f4b66945fdd96f7b97e3f63f87ac2dca78c3d07
parent669eda1d13d3ad19f10a05b22f7e07e413508b58 (diff)
r8169: fix broken register writes
commit 78f1cd02457252e1ffbc6caa44a17424a45286b8 upstream. This is quite similar to b39fe41f481d20c201012e4483e76c203802dda7 though said registers are not even documented as 64-bit registers - as opposed to the initial TxDescStartAddress ones - but as single bytes which must be combined into 32 bits at the MMIO read/write level before being merged into a 64 bit logical entity. Credits go to Ben Hutchings <ben@decadent.org.uk> for the MAR registers (aka "multicast is broken for ages on ARM) and to Timo Teräs <timo.teras@iki.fi> for the MAC registers. Signed-off-by: Francois Romieu <romieu@fr.zoreil.com> Signed-off-by: David S. Miller <davem@davemloft.net> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
-rw-r--r--drivers/net/r8169.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/drivers/net/r8169.c b/drivers/net/r8169.c
index f65bb69a086b..eca3a790b0fe 100644
--- a/drivers/net/r8169.c
+++ b/drivers/net/r8169.c
@@ -2832,8 +2832,8 @@ static void rtl_rar_set(struct rtl8169_private *tp, u8 *addr)
2832 spin_lock_irq(&tp->lock); 2832 spin_lock_irq(&tp->lock);
2833 2833
2834 RTL_W8(Cfg9346, Cfg9346_Unlock); 2834 RTL_W8(Cfg9346, Cfg9346_Unlock);
2835 RTL_W32(MAC0, low);
2836 RTL_W32(MAC4, high); 2835 RTL_W32(MAC4, high);
2836 RTL_W32(MAC0, low);
2837 RTL_W8(Cfg9346, Cfg9346_Lock); 2837 RTL_W8(Cfg9346, Cfg9346_Lock);
2838 2838
2839 spin_unlock_irq(&tp->lock); 2839 spin_unlock_irq(&tp->lock);
@@ -4813,8 +4813,8 @@ static void rtl_set_rx_mode(struct net_device *dev)
4813 mc_filter[1] = swab32(data); 4813 mc_filter[1] = swab32(data);
4814 } 4814 }
4815 4815
4816 RTL_W32(MAR0 + 0, mc_filter[0]);
4817 RTL_W32(MAR0 + 4, mc_filter[1]); 4816 RTL_W32(MAR0 + 4, mc_filter[1]);
4817 RTL_W32(MAR0 + 0, mc_filter[0]);
4818 4818
4819 RTL_W32(RxConfig, tmp); 4819 RTL_W32(RxConfig, tmp);
4820 4820