aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorYuvaraj Kumar C D <yuvaraj.cd@gmail.com>2013-10-20 16:57:00 -0400
committerKukjin Kim <kgene.kim@samsung.com>2013-12-15 14:47:32 -0500
commit0e2c5915911253bf92eca5a228da4535934b6c58 (patch)
tree2f60aee809d8fc59ec5b96d651ab973be3af22e5
parentc8149df0f3bad21c27fb6289e5408e8c7ff9c817 (diff)
ARM: dts: Add dwmmc DT nodes for exynos5420 SOC
This patch adds the mmc device tree node entries for exynos5420 SOC. Exynos5420 has a different version of DWMMC controller,so a new compatible string is used to distinguish it from the prior SOC's. Signed-off-by: Yuvaraj Kumar C D <yuvaraj.cd@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
-rw-r--r--Documentation/devicetree/bindings/mmc/exynos-dw-mshc.txt2
-rw-r--r--arch/arm/boot/dts/exynos5420-smdk5420.dts33
-rw-r--r--arch/arm/boot/dts/exynos5420.dtsi39
3 files changed, 74 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/mmc/exynos-dw-mshc.txt b/Documentation/devicetree/bindings/mmc/exynos-dw-mshc.txt
index c67b975c8906..532b1d440abc 100644
--- a/Documentation/devicetree/bindings/mmc/exynos-dw-mshc.txt
+++ b/Documentation/devicetree/bindings/mmc/exynos-dw-mshc.txt
@@ -16,6 +16,8 @@ Required Properties:
16 specific extensions. 16 specific extensions.
17 - "samsung,exynos5250-dw-mshc": for controllers with Samsung Exynos5250 17 - "samsung,exynos5250-dw-mshc": for controllers with Samsung Exynos5250
18 specific extensions. 18 specific extensions.
19 - "samsung,exynos5420-dw-mshc": for controllers with Samsung Exynos5420
20 specific extensions.
19 21
20* samsung,dw-mshc-ciu-div: Specifies the divider value for the card interface 22* samsung,dw-mshc-ciu-div: Specifies the divider value for the card interface
21 unit (ciu) clock. This property is applicable only for Exynos5 SoC's and 23 unit (ciu) clock. This property is applicable only for Exynos5 SoC's and
diff --git a/arch/arm/boot/dts/exynos5420-smdk5420.dts b/arch/arm/boot/dts/exynos5420-smdk5420.dts
index 79524c74c603..fb5a1e25c632 100644
--- a/arch/arm/boot/dts/exynos5420-smdk5420.dts
+++ b/arch/arm/boot/dts/exynos5420-smdk5420.dts
@@ -31,6 +31,39 @@
31 }; 31 };
32 }; 32 };
33 33
34 mmc@12200000 {
35 status = "okay";
36 broken-cd;
37 supports-highspeed;
38 card-detect-delay = <200>;
39 samsung,dw-mshc-ciu-div = <3>;
40 samsung,dw-mshc-sdr-timing = <0 4>;
41 samsung,dw-mshc-ddr-timing = <0 2>;
42 pinctrl-names = "default";
43 pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus4 &sd0_bus8>;
44
45 slot@0 {
46 reg = <0>;
47 bus-width = <8>;
48 };
49 };
50
51 mmc@12220000 {
52 status = "okay";
53 supports-highspeed;
54 card-detect-delay = <200>;
55 samsung,dw-mshc-ciu-div = <3>;
56 samsung,dw-mshc-sdr-timing = <2 3>;
57 samsung,dw-mshc-ddr-timing = <1 2>;
58 pinctrl-names = "default";
59 pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_cd &sd2_bus4>;
60
61 slot@0 {
62 reg = <0>;
63 bus-width = <4>;
64 };
65 };
66
34 dp-controller@145B0000 { 67 dp-controller@145B0000 {
35 pinctrl-names = "default"; 68 pinctrl-names = "default";
36 pinctrl-0 = <&dp_hpd>; 69 pinctrl-0 = <&dp_hpd>;
diff --git a/arch/arm/boot/dts/exynos5420.dtsi b/arch/arm/boot/dts/exynos5420.dtsi
index 09aa06cb3d3a..3ac3afe0c609 100644
--- a/arch/arm/boot/dts/exynos5420.dtsi
+++ b/arch/arm/boot/dts/exynos5420.dtsi
@@ -22,6 +22,9 @@
22 compatible = "samsung,exynos5420"; 22 compatible = "samsung,exynos5420";
23 23
24 aliases { 24 aliases {
25 mshc0 = &mmc_0;
26 mshc1 = &mmc_1;
27 mshc2 = &mmc_2;
25 pinctrl0 = &pinctrl_0; 28 pinctrl0 = &pinctrl_0;
26 pinctrl1 = &pinctrl_1; 29 pinctrl1 = &pinctrl_1;
27 pinctrl2 = &pinctrl_2; 30 pinctrl2 = &pinctrl_2;
@@ -88,6 +91,42 @@
88 clock-names = "mfc"; 91 clock-names = "mfc";
89 }; 92 };
90 93
94 mmc_0: mmc@12200000 {
95 compatible = "samsung,exynos5420-dw-mshc-smu";
96 interrupts = <0 75 0>;
97 #address-cells = <1>;
98 #size-cells = <0>;
99 reg = <0x12200000 0x2000>;
100 clocks = <&clock 351>, <&clock 132>;
101 clock-names = "biu", "ciu";
102 fifo-depth = <0x40>;
103 status = "disabled";
104 };
105
106 mmc_1: mmc@12210000 {
107 compatible = "samsung,exynos5420-dw-mshc-smu";
108 interrupts = <0 76 0>;
109 #address-cells = <1>;
110 #size-cells = <0>;
111 reg = <0x12210000 0x2000>;
112 clocks = <&clock 352>, <&clock 133>;
113 clock-names = "biu", "ciu";
114 fifo-depth = <0x40>;
115 status = "disabled";
116 };
117
118 mmc_2: mmc@12220000 {
119 compatible = "samsung,exynos5420-dw-mshc";
120 interrupts = <0 77 0>;
121 #address-cells = <1>;
122 #size-cells = <0>;
123 reg = <0x12220000 0x1000>;
124 clocks = <&clock 353>, <&clock 134>;
125 clock-names = "biu", "ciu";
126 fifo-depth = <0x40>;
127 status = "disabled";
128 };
129
91 mct@101C0000 { 130 mct@101C0000 {
92 compatible = "samsung,exynos4210-mct"; 131 compatible = "samsung,exynos4210-mct";
93 reg = <0x101C0000 0x800>; 132 reg = <0x101C0000 0x800>;