aboutsummaryrefslogblamecommitdiffstats
path: root/arch/m68k/platform/5249/gpio.c
blob: 2b56c6ef65bf1d0ef1f09f1b10d41bb1cdba7fa1 (plain) (tree)

































                                                                            


                                                                                      












                                                                            


                                                                                       











                                                                             
/*
 * Coldfire generic GPIO support
 *
 * (C) Copyright 2009, Steven King <sfking@fdwdc.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
*/

#include <linux/kernel.h>
#include <linux/init.h>

#include <asm/coldfire.h>
#include <asm/mcfsim.h>
#include <asm/mcfgpio.h>

static struct mcf_gpio_chip mcf_gpio_chips[] = {
	{
		.gpio_chip			= {
			.label			= "GPIO0",
			.request		= mcf_gpio_request,
			.free			= mcf_gpio_free,
			.direction_input	= mcf_gpio_direction_input,
			.direction_output	= mcf_gpio_direction_output,
			.get			= mcf_gpio_get_value,
			.set			= mcf_gpio_set_value,
			.ngpio			= 32,
		},
		.pddr				= (void __iomem *) MCFSIM2_GPIOENABLE,
		.podr				= (void __iomem *) MCFSIM2_GPIOWRITE,
		.ppdr				= (void __iomem *) MCFSIM2_GPIOREAD,
	},
	{
		.gpio_chip			= {
			.label			= "GPIO1",
			.request		= mcf_gpio_request,
			.free			= mcf_gpio_free,
			.direction_input	= mcf_gpio_direction_input,
			.direction_output	= mcf_gpio_direction_output,
			.get			= mcf_gpio_get_value,
			.set			= mcf_gpio_set_value,
			.base			= 32,
			.ngpio			= 32,
		},
		.pddr				= (void __iomem *) MCFSIM2_GPIO1ENABLE,
		.podr				= (void __iomem *) MCFSIM2_GPIO1WRITE,
		.ppdr				= (void __iomem *) MCFSIM2_GPIO1READ,
	},
};

static int __init mcf_gpio_init(void)
{
	unsigned i = 0;
	while (i < ARRAY_SIZE(mcf_gpio_chips))
		(void)gpiochip_add((struct gpio_chip *)&mcf_gpio_chips[i++]);
	return 0;
}

core_initcall(mcf_gpio_init);