aboutsummaryrefslogblamecommitdiffstats
path: root/arch/arm/boot/dts/tegra20-plutux.dts
blob: 29051a2ae0aed6194c77e1a5e323fd88484e3b57 (plain) (tree)
1
2
3
4
5
6
7
8
9
10

         
                                




                                                                  

                               



                                        




                                                   
                                                                            































                                                         

                                                                                
 


                                                             
                                                            

          
/dts-v1/;

#include "tegra20-tamonten.dtsi"

/ {
	model = "Avionic Design Plutux board";
	compatible = "ad,plutux", "ad,tamonten", "nvidia,tegra20";

	host1x@50000000 {
		hdmi@54280000 {
			status = "okay";
		};
	};

	i2c@7000c000 {
		wm8903: wm8903@1a {
			compatible = "wlf,wm8903";
			reg = <0x1a>;
			interrupt-parent = <&gpio>;
			interrupts = <TEGRA_GPIO(X, 3) IRQ_TYPE_LEVEL_HIGH>;

			gpio-controller;
			#gpio-cells = <2>;

			micdet-cfg = <0>;
			micdet-delay = <100>;
			gpio-cfg = <0xffffffff
				    0xffffffff
				    0
				    0xffffffff
				    0xffffffff>;
		};
	};

	sound {
		compatible = "ad,tegra-audio-plutux",
			     "nvidia,tegra-audio-wm8903";
		nvidia,model = "Avionic Design Plutux";

		nvidia,audio-routing =
			"Headphone Jack", "HPOUTR",
			"Headphone Jack", "HPOUTL",
			"Int Spk", "ROP",
			"Int Spk", "RON",
			"Int Spk", "LOP",
			"Int Spk", "LON",
			"Mic Jack", "MICBIAS",
			"IN1L", "Mic Jack";

		nvidia,i2s-controller = <&tegra_i2s1>;
		nvidia,audio-codec = <&wm8903>;

		nvidia,spkr-en-gpios = <&wm8903 2 GPIO_ACTIVE_HIGH>;
		nvidia,hp-det-gpios = <&gpio TEGRA_GPIO(W, 2) GPIO_ACTIVE_HIGH>;

		clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
			 <&tegra_car TEGRA20_CLK_PLL_A_OUT0>,
			 <&tegra_car TEGRA20_CLK_CDEV1>;
		clock-names = "pll_a", "pll_a_out0", "mclk";
	};
};