1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
|
/*
* include/linux/tegra_nvavp.h
*
* Copyright (C) 2011 NVIDIA Corp.
*
* This file is licensed under the terms of the GNU General Public License
* version 2. This program is licensed "as is" without any warranty of any
* kind, whether express or implied.
*/
#ifndef __LINUX_TEGRA_NVAVP_H
#define __LINUX_TEGRA_NVAVP_H
#include <linux/ioctl.h>
#include <linux/types.h>
#define NVAVP_MAX_RELOCATION_COUNT 64
/* avp submit flags */
#define NVAVP_FLAG_NONE 0x00000000
#define NVAVP_UCODE_EXT 0x00000001 /*use external ucode provided */
enum {
NVAVP_MODULE_ID_AVP = 2,
NVAVP_MODULE_ID_VCP = 3,
NVAVP_MODULE_ID_BSEA = 27,
NVAVP_MODULE_ID_VDE = 28,
NVAVP_MODULE_ID_MPE = 29,
NVAVP_MODULE_ID_EMC = 75,
};
struct nvavp_cmdbuf {
__u32 mem;
__u32 offset;
__u32 words;
};
struct nvavp_reloc {
__u32 cmdbuf_mem;
__u32 cmdbuf_offset;
__u32 target;
__u32 target_offset;
};
struct nvavp_syncpt {
__u32 id;
__u32 value;
};
struct nvavp_pushbuffer_submit_hdr {
struct nvavp_cmdbuf cmdbuf;
struct nvavp_reloc *relocs;
__u32 num_relocs;
struct nvavp_syncpt *syncpt;
__u32 flags;
};
struct nvavp_set_nvmap_fd_args {
__u32 fd;
};
struct nvavp_clock_args {
__u32 id;
__u32 rate;
};
#define NVAVP_IOCTL_MAGIC 'n'
#define NVAVP_IOCTL_SET_NVMAP_FD _IOW(NVAVP_IOCTL_MAGIC, 0x60, \
struct nvavp_set_nvmap_fd_args)
#define NVAVP_IOCTL_GET_SYNCPOINT_ID _IOR(NVAVP_IOCTL_MAGIC, 0x61, \
__u32)
#define NVAVP_IOCTL_PUSH_BUFFER_SUBMIT _IOWR(NVAVP_IOCTL_MAGIC, 0x63, \
struct nvavp_pushbuffer_submit_hdr)
#define NVAVP_IOCTL_SET_CLOCK _IOWR(NVAVP_IOCTL_MAGIC, 0x64, \
struct nvavp_clock_args)
#define NVAVP_IOCTL_GET_CLOCK _IOR(NVAVP_IOCTL_MAGIC, 0x65, \
struct nvavp_clock_args)
#define NVAVP_IOCTL_MIN_NR _IOC_NR(NVAVP_IOCTL_SET_NVMAP_FD)
#define NVAVP_IOCTL_MAX_NR _IOC_NR(NVAVP_IOCTL_GET_CLOCK)
#endif /* __LINUX_TEGRA_NVAVP_H */
|
