blob: 380965005516a88be7caaf9c77333392a2e1f6c8 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
/*
* include/linux/spi-tegra.c
*
* Copyright (C) 2011 NVIDIA Corporation
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*/
#ifndef _LINUX_SPI_TEGRA_H
#define _LINUX_SPI_TEGRA_H
#include <linux/clk.h>
struct spi_clk_parent {
const char *name;
struct clk *parent_clk;
unsigned long fixed_clk_rate;
};
struct tegra_spi_platform_data {
bool is_dma_based;
int max_dma_buffer;
bool is_clkon_always;
unsigned int max_rate;
struct spi_clk_parent *parent_clk_list;
int parent_clk_count;
};
/* Controller data from device to pass some info like
* hw based chip select can be used or not and if yes
* then CS hold and setup time. */
struct tegra_spi_device_controller_data {
bool is_hw_based_cs;
int cs_setup_clk_count;
int cs_hold_clk_count;
};
#endif /* _LINUX_SPI_TEGRA_H */
|
