blob: 5950ececae0007095076eb54efcfd4da519aa52e (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
/*
* arch/arm/mach-tegra/include/mach/audio.h
*
* Copyright (C) 2010 Google, Inc.
*
* Author:
* Iliyan Malchev <malchev@google.com>
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#ifndef __ARCH_ARM_MACH_TEGRA_AUDIO_H
#define __ARCH_ARM_MACH_TEGRA_AUDIO_H
#include <linux/kernel.h>
#include <linux/types.h>
#include <mach/i2s.h>
#define FIFO1 0
#define FIFO2 1
/* FIXME: this is not enforced by the hardware. */
#define I2S_FIFO_TX FIFO1
#define I2S_FIFO_RX FIFO2
#define TEGRA_AUDIO_ENABLE_TX 1
#define TEGRA_AUDIO_ENABLE_RX 2
struct tegra_audio_platform_data {
bool i2s_master;
bool dsp_master;
int i2s_master_clk; /* When I2S mode and master, the framesync rate. */
int dsp_master_clk; /* When DSP mode and master, the framesync rate. */
bool dma_on;
unsigned long i2s_clk_rate;
const char *dap_clk;
const char *audio_sync_clk;
int mode; /* I2S, LJM, RJM, etc. */
int fifo_fmt;
int bit_size;
int i2s_bus_width; /* 32-bit for 16-bit packed I2S */
int dsp_bus_width; /* 16-bit for DSP data format */
int mask; /* enable tx and rx? */
bool stereo_capture; /* True if hardware supports stereo */
void *driver_data;
};
#endif /* __ARCH_ARM_MACH_TEGRA_AUDIO_H */
|
