| Commit message (Expand) | Author | Age | |
|---|---|---|---|
| * | drm/nv50-nvc0: initialise display sync channels | Ben Skeggs | 2011-02-24 |
| * | drm/nv50-nvc0: tidy evo object creation some more | Ben Skeggs | 2011-02-24 |
| * | drm/nv50-nvc0: request and wait on notification of modeset completion | Ben Skeggs | 2011-02-24 |
| * | drm/nv50-nvc0: switch to tasklet for display isr bh | Ben Skeggs | 2011-02-24 |
| * | drm/nv50-nvc0: disp channels have fixed purposes, don't "allocate" them | Ben Skeggs | 2011-02-24 |
| * | drm/nv50-nvc0: rename disp->evo to disp->master | Ben Skeggs | 2011-02-24 |
| * | drm/nv50-nvc0: move non-sharable display state into private structure | Ben Skeggs | 2011-02-24 |
| * | drm/nv50: rework PGPIO IRQ handling and hotplug detection | Ben Skeggs | 2010-12-03 |
| * | drm/nv50: use register/unregister functionality for PDISPLAY ISR | Ben Skeggs | 2010-12-03 |
| * | drm/nouveau: Move display init to a new nouveau_engine. | Francisco Jerez | 2010-07-25 |
| * | drm/nv50: punt hotplug irq handling out to workqueue | Ben Skeggs | 2010-04-08 |
| * | drm/nouveau: Add DRM driver for NVIDIA GPUs | Ben Skeggs | 2009-12-11 |
 |
index : litmus-rt-tegra.git | |
| LITMUS^RT and MC^2 V0 support for the NVIDIA Tegra 3 SoC | Jonathan Herman |
| aboutsummaryrefslogtreecommitdiffstats |