index
:
litmus-rt-tegra.git
master
wip-mc
wip-nested-locking
LITMUS^RT and MC^2 V0 support for the NVIDIA Tegra 3 SoC
Jonathan Herman
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mm
/
cache-v6.S
Commit message (
Expand
)
Author
Age
*
ARM: mm: cache-v6: Use the new processor struct macros
Dave Martin
2011-07-07
*
ARM: 6941/1: cache: ensure MVA is cacheline aligned in flush_kern_dcache_area
Will Deacon
2011-05-26
*
ARM: 6535/1: V6 MPCore v6_dma_inv_range and v6_dma_flush_range RWFO fix
Valentine Barshak
2010-12-14
*
ARM: 6405/1: Handle __flush_icache_all for CONFIG_SMP_ON_UP
Tony Lindgren
2010-10-04
*
ARM: 6188/1: Add a config option for the ARM11MPCore DMA cache maintenance wo...
Catalin Marinas
2010-07-01
*
ARM: 6187/1: The v6_dma_inv_range() function must preserve data on SMP
Catalin Marinas
2010-07-01
*
ARM: 6111/1: Implement read/write for ownership in the ARMv6 DMA cache ops
Catalin Marinas
2010-05-08
*
ARM: dma-mapping: fix for speculative prefetching
Russell King
2010-02-15
*
ARM: dma-mapping: remove dmac_clean_range and dmac_inv_range
Russell King
2010-02-15
*
ARM: dma-mapping: provide per-cpu type map/unmap functions
Russell King
2010-02-15
*
ARM: add size argument to __cpuc_flush_dcache_page
Russell King
2009-12-14
*
ARM: 5746/1: Handle possible translation errors in ARMv6/v7 coherent_user_range
Catalin Marinas
2009-10-07
*
[ARM] 5488/1: ARM errata: Invalidation of the Instruction Cache operation can...
Catalin Marinas
2009-04-30
*
[ARM] 3356/1: Workaround for the ARM1136 I-cache invalidation problem
Catalin Marinas
2006-03-10
*
[ARM] 3294/1: don't invalidate individual BTB entries on ARMv6
Nicolas Pitre
2006-02-01
*
[ARM] 2940/1: Fix BTB entry flush in arch/arm/mm/cache-v6.S
Gen FUKATSU
2005-09-30
*
Linux-2.6.12-rc2
Linus Torvalds
2005-04-16