aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/include/asm/octeon/cvmx-l2d-defs.h
diff options
context:
space:
mode:
Diffstat (limited to 'arch/mips/include/asm/octeon/cvmx-l2d-defs.h')
-rw-r--r--arch/mips/include/asm/octeon/cvmx-l2d-defs.h171
1 files changed, 1 insertions, 170 deletions
diff --git a/arch/mips/include/asm/octeon/cvmx-l2d-defs.h b/arch/mips/include/asm/octeon/cvmx-l2d-defs.h
index 11a45621563..60543e0e77f 100644
--- a/arch/mips/include/asm/octeon/cvmx-l2d-defs.h
+++ b/arch/mips/include/asm/octeon/cvmx-l2d-defs.h
@@ -4,7 +4,7 @@
4 * Contact: support@caviumnetworks.com 4 * Contact: support@caviumnetworks.com
5 * This file is part of the OCTEON SDK 5 * This file is part of the OCTEON SDK
6 * 6 *
7 * Copyright (c) 2003-2012 Cavium Networks 7 * Copyright (c) 2003-2010 Cavium Networks
8 * 8 *
9 * This file is free software; you can redistribute it and/or modify 9 * This file is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License, Version 2, as 10 * it under the terms of the GNU General Public License, Version 2, as
@@ -44,15 +44,9 @@
44union cvmx_l2d_bst0 { 44union cvmx_l2d_bst0 {
45 uint64_t u64; 45 uint64_t u64;
46 struct cvmx_l2d_bst0_s { 46 struct cvmx_l2d_bst0_s {
47#ifdef __BIG_ENDIAN_BITFIELD
48 uint64_t reserved_35_63:29; 47 uint64_t reserved_35_63:29;
49 uint64_t ftl:1; 48 uint64_t ftl:1;
50 uint64_t q0stat:34; 49 uint64_t q0stat:34;
51#else
52 uint64_t q0stat:34;
53 uint64_t ftl:1;
54 uint64_t reserved_35_63:29;
55#endif
56 } s; 50 } s;
57 struct cvmx_l2d_bst0_s cn30xx; 51 struct cvmx_l2d_bst0_s cn30xx;
58 struct cvmx_l2d_bst0_s cn31xx; 52 struct cvmx_l2d_bst0_s cn31xx;
@@ -70,13 +64,8 @@ union cvmx_l2d_bst0 {
70union cvmx_l2d_bst1 { 64union cvmx_l2d_bst1 {
71 uint64_t u64; 65 uint64_t u64;
72 struct cvmx_l2d_bst1_s { 66 struct cvmx_l2d_bst1_s {
73#ifdef __BIG_ENDIAN_BITFIELD
74 uint64_t reserved_34_63:30; 67 uint64_t reserved_34_63:30;
75 uint64_t q1stat:34; 68 uint64_t q1stat:34;
76#else
77 uint64_t q1stat:34;
78 uint64_t reserved_34_63:30;
79#endif
80 } s; 69 } s;
81 struct cvmx_l2d_bst1_s cn30xx; 70 struct cvmx_l2d_bst1_s cn30xx;
82 struct cvmx_l2d_bst1_s cn31xx; 71 struct cvmx_l2d_bst1_s cn31xx;
@@ -94,13 +83,8 @@ union cvmx_l2d_bst1 {
94union cvmx_l2d_bst2 { 83union cvmx_l2d_bst2 {
95 uint64_t u64; 84 uint64_t u64;
96 struct cvmx_l2d_bst2_s { 85 struct cvmx_l2d_bst2_s {
97#ifdef __BIG_ENDIAN_BITFIELD
98 uint64_t reserved_34_63:30; 86 uint64_t reserved_34_63:30;
99 uint64_t q2stat:34; 87 uint64_t q2stat:34;
100#else
101 uint64_t q2stat:34;
102 uint64_t reserved_34_63:30;
103#endif
104 } s; 88 } s;
105 struct cvmx_l2d_bst2_s cn30xx; 89 struct cvmx_l2d_bst2_s cn30xx;
106 struct cvmx_l2d_bst2_s cn31xx; 90 struct cvmx_l2d_bst2_s cn31xx;
@@ -118,13 +102,8 @@ union cvmx_l2d_bst2 {
118union cvmx_l2d_bst3 { 102union cvmx_l2d_bst3 {
119 uint64_t u64; 103 uint64_t u64;
120 struct cvmx_l2d_bst3_s { 104 struct cvmx_l2d_bst3_s {
121#ifdef __BIG_ENDIAN_BITFIELD
122 uint64_t reserved_34_63:30; 105 uint64_t reserved_34_63:30;
123 uint64_t q3stat:34; 106 uint64_t q3stat:34;
124#else
125 uint64_t q3stat:34;
126 uint64_t reserved_34_63:30;
127#endif
128 } s; 107 } s;
129 struct cvmx_l2d_bst3_s cn30xx; 108 struct cvmx_l2d_bst3_s cn30xx;
130 struct cvmx_l2d_bst3_s cn31xx; 109 struct cvmx_l2d_bst3_s cn31xx;
@@ -142,7 +121,6 @@ union cvmx_l2d_bst3 {
142union cvmx_l2d_err { 121union cvmx_l2d_err {
143 uint64_t u64; 122 uint64_t u64;
144 struct cvmx_l2d_err_s { 123 struct cvmx_l2d_err_s {
145#ifdef __BIG_ENDIAN_BITFIELD
146 uint64_t reserved_6_63:58; 124 uint64_t reserved_6_63:58;
147 uint64_t bmhclsel:1; 125 uint64_t bmhclsel:1;
148 uint64_t ded_err:1; 126 uint64_t ded_err:1;
@@ -150,15 +128,6 @@ union cvmx_l2d_err {
150 uint64_t ded_intena:1; 128 uint64_t ded_intena:1;
151 uint64_t sec_intena:1; 129 uint64_t sec_intena:1;
152 uint64_t ecc_ena:1; 130 uint64_t ecc_ena:1;
153#else
154 uint64_t ecc_ena:1;
155 uint64_t sec_intena:1;
156 uint64_t ded_intena:1;
157 uint64_t sec_err:1;
158 uint64_t ded_err:1;
159 uint64_t bmhclsel:1;
160 uint64_t reserved_6_63:58;
161#endif
162 } s; 131 } s;
163 struct cvmx_l2d_err_s cn30xx; 132 struct cvmx_l2d_err_s cn30xx;
164 struct cvmx_l2d_err_s cn31xx; 133 struct cvmx_l2d_err_s cn31xx;
@@ -176,97 +145,48 @@ union cvmx_l2d_err {
176union cvmx_l2d_fadr { 145union cvmx_l2d_fadr {
177 uint64_t u64; 146 uint64_t u64;
178 struct cvmx_l2d_fadr_s { 147 struct cvmx_l2d_fadr_s {
179#ifdef __BIG_ENDIAN_BITFIELD
180 uint64_t reserved_19_63:45; 148 uint64_t reserved_19_63:45;
181 uint64_t fadru:1; 149 uint64_t fadru:1;
182 uint64_t fowmsk:4; 150 uint64_t fowmsk:4;
183 uint64_t fset:3; 151 uint64_t fset:3;
184 uint64_t fadr:11; 152 uint64_t fadr:11;
185#else
186 uint64_t fadr:11;
187 uint64_t fset:3;
188 uint64_t fowmsk:4;
189 uint64_t fadru:1;
190 uint64_t reserved_19_63:45;
191#endif
192 } s; 153 } s;
193 struct cvmx_l2d_fadr_cn30xx { 154 struct cvmx_l2d_fadr_cn30xx {
194#ifdef __BIG_ENDIAN_BITFIELD
195 uint64_t reserved_18_63:46; 155 uint64_t reserved_18_63:46;
196 uint64_t fowmsk:4; 156 uint64_t fowmsk:4;
197 uint64_t reserved_13_13:1; 157 uint64_t reserved_13_13:1;
198 uint64_t fset:2; 158 uint64_t fset:2;
199 uint64_t reserved_9_10:2; 159 uint64_t reserved_9_10:2;
200 uint64_t fadr:9; 160 uint64_t fadr:9;
201#else
202 uint64_t fadr:9;
203 uint64_t reserved_9_10:2;
204 uint64_t fset:2;
205 uint64_t reserved_13_13:1;
206 uint64_t fowmsk:4;
207 uint64_t reserved_18_63:46;
208#endif
209 } cn30xx; 161 } cn30xx;
210 struct cvmx_l2d_fadr_cn31xx { 162 struct cvmx_l2d_fadr_cn31xx {
211#ifdef __BIG_ENDIAN_BITFIELD
212 uint64_t reserved_18_63:46; 163 uint64_t reserved_18_63:46;
213 uint64_t fowmsk:4; 164 uint64_t fowmsk:4;
214 uint64_t reserved_13_13:1; 165 uint64_t reserved_13_13:1;
215 uint64_t fset:2; 166 uint64_t fset:2;
216 uint64_t reserved_10_10:1; 167 uint64_t reserved_10_10:1;
217 uint64_t fadr:10; 168 uint64_t fadr:10;
218#else
219 uint64_t fadr:10;
220 uint64_t reserved_10_10:1;
221 uint64_t fset:2;
222 uint64_t reserved_13_13:1;
223 uint64_t fowmsk:4;
224 uint64_t reserved_18_63:46;
225#endif
226 } cn31xx; 169 } cn31xx;
227 struct cvmx_l2d_fadr_cn38xx { 170 struct cvmx_l2d_fadr_cn38xx {
228#ifdef __BIG_ENDIAN_BITFIELD
229 uint64_t reserved_18_63:46; 171 uint64_t reserved_18_63:46;
230 uint64_t fowmsk:4; 172 uint64_t fowmsk:4;
231 uint64_t fset:3; 173 uint64_t fset:3;
232 uint64_t fadr:11; 174 uint64_t fadr:11;
233#else
234 uint64_t fadr:11;
235 uint64_t fset:3;
236 uint64_t fowmsk:4;
237 uint64_t reserved_18_63:46;
238#endif
239 } cn38xx; 175 } cn38xx;
240 struct cvmx_l2d_fadr_cn38xx cn38xxp2; 176 struct cvmx_l2d_fadr_cn38xx cn38xxp2;
241 struct cvmx_l2d_fadr_cn50xx { 177 struct cvmx_l2d_fadr_cn50xx {
242#ifdef __BIG_ENDIAN_BITFIELD
243 uint64_t reserved_18_63:46; 178 uint64_t reserved_18_63:46;
244 uint64_t fowmsk:4; 179 uint64_t fowmsk:4;
245 uint64_t fset:3; 180 uint64_t fset:3;
246 uint64_t reserved_8_10:3; 181 uint64_t reserved_8_10:3;
247 uint64_t fadr:8; 182 uint64_t fadr:8;
248#else
249 uint64_t fadr:8;
250 uint64_t reserved_8_10:3;
251 uint64_t fset:3;
252 uint64_t fowmsk:4;
253 uint64_t reserved_18_63:46;
254#endif
255 } cn50xx; 183 } cn50xx;
256 struct cvmx_l2d_fadr_cn52xx { 184 struct cvmx_l2d_fadr_cn52xx {
257#ifdef __BIG_ENDIAN_BITFIELD
258 uint64_t reserved_18_63:46; 185 uint64_t reserved_18_63:46;
259 uint64_t fowmsk:4; 186 uint64_t fowmsk:4;
260 uint64_t fset:3; 187 uint64_t fset:3;
261 uint64_t reserved_10_10:1; 188 uint64_t reserved_10_10:1;
262 uint64_t fadr:10; 189 uint64_t fadr:10;
263#else
264 uint64_t fadr:10;
265 uint64_t reserved_10_10:1;
266 uint64_t fset:3;
267 uint64_t fowmsk:4;
268 uint64_t reserved_18_63:46;
269#endif
270 } cn52xx; 190 } cn52xx;
271 struct cvmx_l2d_fadr_cn52xx cn52xxp1; 191 struct cvmx_l2d_fadr_cn52xx cn52xxp1;
272 struct cvmx_l2d_fadr_s cn56xx; 192 struct cvmx_l2d_fadr_s cn56xx;
@@ -278,15 +198,9 @@ union cvmx_l2d_fadr {
278union cvmx_l2d_fsyn0 { 198union cvmx_l2d_fsyn0 {
279 uint64_t u64; 199 uint64_t u64;
280 struct cvmx_l2d_fsyn0_s { 200 struct cvmx_l2d_fsyn0_s {
281#ifdef __BIG_ENDIAN_BITFIELD
282 uint64_t reserved_20_63:44; 201 uint64_t reserved_20_63:44;
283 uint64_t fsyn_ow1:10; 202 uint64_t fsyn_ow1:10;
284 uint64_t fsyn_ow0:10; 203 uint64_t fsyn_ow0:10;
285#else
286 uint64_t fsyn_ow0:10;
287 uint64_t fsyn_ow1:10;
288 uint64_t reserved_20_63:44;
289#endif
290 } s; 204 } s;
291 struct cvmx_l2d_fsyn0_s cn30xx; 205 struct cvmx_l2d_fsyn0_s cn30xx;
292 struct cvmx_l2d_fsyn0_s cn31xx; 206 struct cvmx_l2d_fsyn0_s cn31xx;
@@ -304,15 +218,9 @@ union cvmx_l2d_fsyn0 {
304union cvmx_l2d_fsyn1 { 218union cvmx_l2d_fsyn1 {
305 uint64_t u64; 219 uint64_t u64;
306 struct cvmx_l2d_fsyn1_s { 220 struct cvmx_l2d_fsyn1_s {
307#ifdef __BIG_ENDIAN_BITFIELD
308 uint64_t reserved_20_63:44; 221 uint64_t reserved_20_63:44;
309 uint64_t fsyn_ow3:10; 222 uint64_t fsyn_ow3:10;
310 uint64_t fsyn_ow2:10; 223 uint64_t fsyn_ow2:10;
311#else
312 uint64_t fsyn_ow2:10;
313 uint64_t fsyn_ow3:10;
314 uint64_t reserved_20_63:44;
315#endif
316 } s; 224 } s;
317 struct cvmx_l2d_fsyn1_s cn30xx; 225 struct cvmx_l2d_fsyn1_s cn30xx;
318 struct cvmx_l2d_fsyn1_s cn31xx; 226 struct cvmx_l2d_fsyn1_s cn31xx;
@@ -330,13 +238,8 @@ union cvmx_l2d_fsyn1 {
330union cvmx_l2d_fus0 { 238union cvmx_l2d_fus0 {
331 uint64_t u64; 239 uint64_t u64;
332 struct cvmx_l2d_fus0_s { 240 struct cvmx_l2d_fus0_s {
333#ifdef __BIG_ENDIAN_BITFIELD
334 uint64_t reserved_34_63:30; 241 uint64_t reserved_34_63:30;
335 uint64_t q0fus:34; 242 uint64_t q0fus:34;
336#else
337 uint64_t q0fus:34;
338 uint64_t reserved_34_63:30;
339#endif
340 } s; 243 } s;
341 struct cvmx_l2d_fus0_s cn30xx; 244 struct cvmx_l2d_fus0_s cn30xx;
342 struct cvmx_l2d_fus0_s cn31xx; 245 struct cvmx_l2d_fus0_s cn31xx;
@@ -354,13 +257,8 @@ union cvmx_l2d_fus0 {
354union cvmx_l2d_fus1 { 257union cvmx_l2d_fus1 {
355 uint64_t u64; 258 uint64_t u64;
356 struct cvmx_l2d_fus1_s { 259 struct cvmx_l2d_fus1_s {
357#ifdef __BIG_ENDIAN_BITFIELD
358 uint64_t reserved_34_63:30; 260 uint64_t reserved_34_63:30;
359 uint64_t q1fus:34; 261 uint64_t q1fus:34;
360#else
361 uint64_t q1fus:34;
362 uint64_t reserved_34_63:30;
363#endif
364 } s; 262 } s;
365 struct cvmx_l2d_fus1_s cn30xx; 263 struct cvmx_l2d_fus1_s cn30xx;
366 struct cvmx_l2d_fus1_s cn31xx; 264 struct cvmx_l2d_fus1_s cn31xx;
@@ -378,13 +276,8 @@ union cvmx_l2d_fus1 {
378union cvmx_l2d_fus2 { 276union cvmx_l2d_fus2 {
379 uint64_t u64; 277 uint64_t u64;
380 struct cvmx_l2d_fus2_s { 278 struct cvmx_l2d_fus2_s {
381#ifdef __BIG_ENDIAN_BITFIELD
382 uint64_t reserved_34_63:30; 279 uint64_t reserved_34_63:30;
383 uint64_t q2fus:34; 280 uint64_t q2fus:34;
384#else
385 uint64_t q2fus:34;
386 uint64_t reserved_34_63:30;
387#endif
388 } s; 281 } s;
389 struct cvmx_l2d_fus2_s cn30xx; 282 struct cvmx_l2d_fus2_s cn30xx;
390 struct cvmx_l2d_fus2_s cn31xx; 283 struct cvmx_l2d_fus2_s cn31xx;
@@ -402,123 +295,61 @@ union cvmx_l2d_fus2 {
402union cvmx_l2d_fus3 { 295union cvmx_l2d_fus3 {
403 uint64_t u64; 296 uint64_t u64;
404 struct cvmx_l2d_fus3_s { 297 struct cvmx_l2d_fus3_s {
405#ifdef __BIG_ENDIAN_BITFIELD
406 uint64_t reserved_40_63:24; 298 uint64_t reserved_40_63:24;
407 uint64_t ema_ctl:3; 299 uint64_t ema_ctl:3;
408 uint64_t reserved_34_36:3; 300 uint64_t reserved_34_36:3;
409 uint64_t q3fus:34; 301 uint64_t q3fus:34;
410#else
411 uint64_t q3fus:34;
412 uint64_t reserved_34_36:3;
413 uint64_t ema_ctl:3;
414 uint64_t reserved_40_63:24;
415#endif
416 } s; 302 } s;
417 struct cvmx_l2d_fus3_cn30xx { 303 struct cvmx_l2d_fus3_cn30xx {
418#ifdef __BIG_ENDIAN_BITFIELD
419 uint64_t reserved_35_63:29; 304 uint64_t reserved_35_63:29;
420 uint64_t crip_64k:1; 305 uint64_t crip_64k:1;
421 uint64_t q3fus:34; 306 uint64_t q3fus:34;
422#else
423 uint64_t q3fus:34;
424 uint64_t crip_64k:1;
425 uint64_t reserved_35_63:29;
426#endif
427 } cn30xx; 307 } cn30xx;
428 struct cvmx_l2d_fus3_cn31xx { 308 struct cvmx_l2d_fus3_cn31xx {
429#ifdef __BIG_ENDIAN_BITFIELD
430 uint64_t reserved_35_63:29; 309 uint64_t reserved_35_63:29;
431 uint64_t crip_128k:1; 310 uint64_t crip_128k:1;
432 uint64_t q3fus:34; 311 uint64_t q3fus:34;
433#else
434 uint64_t q3fus:34;
435 uint64_t crip_128k:1;
436 uint64_t reserved_35_63:29;
437#endif
438 } cn31xx; 312 } cn31xx;
439 struct cvmx_l2d_fus3_cn38xx { 313 struct cvmx_l2d_fus3_cn38xx {
440#ifdef __BIG_ENDIAN_BITFIELD
441 uint64_t reserved_36_63:28; 314 uint64_t reserved_36_63:28;
442 uint64_t crip_256k:1; 315 uint64_t crip_256k:1;
443 uint64_t crip_512k:1; 316 uint64_t crip_512k:1;
444 uint64_t q3fus:34; 317 uint64_t q3fus:34;
445#else
446 uint64_t q3fus:34;
447 uint64_t crip_512k:1;
448 uint64_t crip_256k:1;
449 uint64_t reserved_36_63:28;
450#endif
451 } cn38xx; 318 } cn38xx;
452 struct cvmx_l2d_fus3_cn38xx cn38xxp2; 319 struct cvmx_l2d_fus3_cn38xx cn38xxp2;
453 struct cvmx_l2d_fus3_cn50xx { 320 struct cvmx_l2d_fus3_cn50xx {
454#ifdef __BIG_ENDIAN_BITFIELD
455 uint64_t reserved_40_63:24; 321 uint64_t reserved_40_63:24;
456 uint64_t ema_ctl:3; 322 uint64_t ema_ctl:3;
457 uint64_t reserved_36_36:1; 323 uint64_t reserved_36_36:1;
458 uint64_t crip_32k:1; 324 uint64_t crip_32k:1;
459 uint64_t crip_64k:1; 325 uint64_t crip_64k:1;
460 uint64_t q3fus:34; 326 uint64_t q3fus:34;
461#else
462 uint64_t q3fus:34;
463 uint64_t crip_64k:1;
464 uint64_t crip_32k:1;
465 uint64_t reserved_36_36:1;
466 uint64_t ema_ctl:3;
467 uint64_t reserved_40_63:24;
468#endif
469 } cn50xx; 327 } cn50xx;
470 struct cvmx_l2d_fus3_cn52xx { 328 struct cvmx_l2d_fus3_cn52xx {
471#ifdef __BIG_ENDIAN_BITFIELD
472 uint64_t reserved_40_63:24; 329 uint64_t reserved_40_63:24;
473 uint64_t ema_ctl:3; 330 uint64_t ema_ctl:3;
474 uint64_t reserved_36_36:1; 331 uint64_t reserved_36_36:1;
475 uint64_t crip_128k:1; 332 uint64_t crip_128k:1;
476 uint64_t crip_256k:1; 333 uint64_t crip_256k:1;
477 uint64_t q3fus:34; 334 uint64_t q3fus:34;
478#else
479 uint64_t q3fus:34;
480 uint64_t crip_256k:1;
481 uint64_t crip_128k:1;
482 uint64_t reserved_36_36:1;
483 uint64_t ema_ctl:3;
484 uint64_t reserved_40_63:24;
485#endif
486 } cn52xx; 335 } cn52xx;
487 struct cvmx_l2d_fus3_cn52xx cn52xxp1; 336 struct cvmx_l2d_fus3_cn52xx cn52xxp1;
488 struct cvmx_l2d_fus3_cn56xx { 337 struct cvmx_l2d_fus3_cn56xx {
489#ifdef __BIG_ENDIAN_BITFIELD
490 uint64_t reserved_40_63:24; 338 uint64_t reserved_40_63:24;
491 uint64_t ema_ctl:3; 339 uint64_t ema_ctl:3;
492 uint64_t reserved_36_36:1; 340 uint64_t reserved_36_36:1;
493 uint64_t crip_512k:1; 341 uint64_t crip_512k:1;
494 uint64_t crip_1024k:1; 342 uint64_t crip_1024k:1;
495 uint64_t q3fus:34; 343 uint64_t q3fus:34;
496#else
497 uint64_t q3fus:34;
498 uint64_t crip_1024k:1;
499 uint64_t crip_512k:1;
500 uint64_t reserved_36_36:1;
501 uint64_t ema_ctl:3;
502 uint64_t reserved_40_63:24;
503#endif
504 } cn56xx; 344 } cn56xx;
505 struct cvmx_l2d_fus3_cn56xx cn56xxp1; 345 struct cvmx_l2d_fus3_cn56xx cn56xxp1;
506 struct cvmx_l2d_fus3_cn58xx { 346 struct cvmx_l2d_fus3_cn58xx {
507#ifdef __BIG_ENDIAN_BITFIELD
508 uint64_t reserved_39_63:25; 347 uint64_t reserved_39_63:25;
509 uint64_t ema_ctl:2; 348 uint64_t ema_ctl:2;
510 uint64_t reserved_36_36:1; 349 uint64_t reserved_36_36:1;
511 uint64_t crip_512k:1; 350 uint64_t crip_512k:1;
512 uint64_t crip_1024k:1; 351 uint64_t crip_1024k:1;
513 uint64_t q3fus:34; 352 uint64_t q3fus:34;
514#else
515 uint64_t q3fus:34;
516 uint64_t crip_1024k:1;
517 uint64_t crip_512k:1;
518 uint64_t reserved_36_36:1;
519 uint64_t ema_ctl:2;
520 uint64_t reserved_39_63:25;
521#endif
522 } cn58xx; 353 } cn58xx;
523 struct cvmx_l2d_fus3_cn58xx cn58xxp1; 354 struct cvmx_l2d_fus3_cn58xx cn58xxp1;
524}; 355};