aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-tegra/wakeups-t3.h
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/mach-tegra/wakeups-t3.h')
-rw-r--r--arch/arm/mach-tegra/wakeups-t3.h71
1 files changed, 71 insertions, 0 deletions
diff --git a/arch/arm/mach-tegra/wakeups-t3.h b/arch/arm/mach-tegra/wakeups-t3.h
new file mode 100644
index 00000000000..f811d893938
--- /dev/null
+++ b/arch/arm/mach-tegra/wakeups-t3.h
@@ -0,0 +1,71 @@
1/*
2 * arch/arm/mach-tegra/wakeups-t3.h
3 *
4 * Declarations of Tegra 3 LP0 wakeup sources
5 *
6 * Copyright (c) 2010, NVIDIA Corporation.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful, but WITHOUT
14 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
15 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
16 * more details.
17 *
18 * You should have received a copy of the GNU General Public License along
19 * with this program; if not, write to the Free Software Foundation, Inc.,
20 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
21 */
22
23#ifndef __MACH_TEGRA_WAKEUPS_T3_H
24#define __MACH_TEGRA_WAKEUPS_T3_H
25
26#ifndef CONFIG_ARCH_TEGRA_3x_SOC
27#error "Tegra 3 wakeup sources valid only for CONFIG_ARCH_TEGRA_3x_SOC"
28#endif
29
30#define TEGRA_WAKE_GPIO_PO5 (1ull << 0)
31#define TEGRA_WAKE_GPIO_PV1 (1ull << 1)
32#define TEGRA_WAKE_GPIO_PL1 (1ull << 2)
33#define TEGRA_WAKE_GPIO_PB6 (1ull << 3)
34#define TEGRA_WAKE_GPIO_PN7 (1ull << 4)
35#define TEGRA_WAKE_GPIO_PBB6 (1ull << 5)
36#define TEGRA_WAKE_GPIO_PU5 (1ull << 6)
37#define TEGRA_WAKE_GPIO_PU6 (1ull << 7)
38#define TEGRA_WAKE_GPIO_PC7 (1ull << 8)
39#define TEGRA_WAKE_GPIO_PS2 (1ull << 9)
40#define TEGRA_WAKE_GPIO_PAA1 (1ull << 10)
41#define TEGRA_WAKE_GPIO_PW3 (1ull << 11)
42#define TEGRA_WAKE_GPIO_PW2 (1ull << 12)
43#define TEGRA_WAKE_GPIO_PY6 (1ull << 13)
44#define TEGRA_WAKE_GPIO_PDD3 (1ull << 14)
45#define TEGRA_WAKE_GPIO_PJ2 (1ull << 15)
46#define TEGRA_WAKE_RTC_ALARM (1ull << 16)
47#define TEGRA_WAKE_KBC_EVENT (1ull << 17)
48#define TEGRA_WAKE_PWR_INT (1ull << 18)
49#define TEGRA_WAKE_USB1_VBUS (1ull << 19)
50#define TEGRA_WAKE_USB2_VBUS (1ull << 20)
51#define TEGRA_WAKE_USB1_ID (1ull << 21)
52#define TEGRA_WAKE_USB2_ID (1ull << 22)
53#define TEGRA_WAKE_GPIO_PI5 (1ull << 23)
54#define TEGRA_WAKE_GPIO_PV0 (1ull << 24)
55#define TEGRA_WAKE_GPIO_PS4 (1ull << 25)
56#define TEGRA_WAKE_GPIO_PS5 (1ull << 26)
57#define TEGRA_WAKE_GPIO_PS0 (1ull << 27)
58#define TEGRA_WAKE_GPIO_PS6 (1ull << 28)
59#define TEGRA_WAKE_GPIO_PS7 (1ull << 29)
60#define TEGRA_WAKE_GPIO_PN2 (1ull << 30)
61/* bit 31 is unused */
62
63#define TEGRA_WAKE_GPIO_PO4 (1ull << 32)
64#define TEGRA_WAKE_GPIO_PJ0 (1ull << 33)
65#define TEGRA_WAKE_GPIO_PK2 (1ull << 34)
66#define TEGRA_WAKE_GPIO_PI6 (1ull << 35)
67#define TEGRA_WAKE_GPIO_PBB1 (1ull << 36)
68#define TEGRA_WAKE_USB3_ID (1ull << 37)
69#define TEGRA_WAKE_USB3_VBUS (1ull << 38)
70
71#endif