aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-s3c2410/dma.c
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/mach-s3c2410/dma.c')
-rw-r--r--arch/arm/mach-s3c2410/dma.c193
1 files changed, 193 insertions, 0 deletions
diff --git a/arch/arm/mach-s3c2410/dma.c b/arch/arm/mach-s3c2410/dma.c
new file mode 100644
index 00000000000..0d8e043804c
--- /dev/null
+++ b/arch/arm/mach-s3c2410/dma.c
@@ -0,0 +1,193 @@
1/* linux/arch/arm/mach-s3c2410/dma.c
2 *
3 * Copyright (c) 2006 Simtec Electronics
4 * Ben Dooks <ben@simtec.co.uk>
5 *
6 * S3C2410 DMA selection
7 *
8 * http://armlinux.simtec.co.uk/
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13*/
14
15#include <linux/kernel.h>
16#include <linux/init.h>
17#include <linux/sysdev.h>
18#include <linux/serial_core.h>
19
20#include <mach/map.h>
21#include <mach/dma.h>
22
23#include <plat/cpu.h>
24#include <plat/dma-s3c24xx.h>
25
26#include <plat/regs-serial.h>
27#include <mach/regs-gpio.h>
28#include <plat/regs-ac97.h>
29#include <plat/regs-dma.h>
30#include <mach/regs-mem.h>
31#include <mach/regs-lcd.h>
32#include <mach/regs-sdi.h>
33#include <plat/regs-iis.h>
34#include <plat/regs-spi.h>
35
36static struct s3c24xx_dma_map __initdata s3c2410_dma_mappings[] = {
37 [DMACH_XD0] = {
38 .name = "xdreq0",
39 .channels[0] = S3C2410_DCON_CH0_XDREQ0 | DMA_CH_VALID,
40 },
41 [DMACH_XD1] = {
42 .name = "xdreq1",
43 .channels[1] = S3C2410_DCON_CH1_XDREQ1 | DMA_CH_VALID,
44 },
45 [DMACH_SDI] = {
46 .name = "sdi",
47 .channels[0] = S3C2410_DCON_CH0_SDI | DMA_CH_VALID,
48 .channels[2] = S3C2410_DCON_CH2_SDI | DMA_CH_VALID,
49 .channels[3] = S3C2410_DCON_CH3_SDI | DMA_CH_VALID,
50 .hw_addr.to = S3C2410_PA_IIS + S3C2410_IISFIFO,
51 .hw_addr.from = S3C2410_PA_IIS + S3C2410_IISFIFO,
52 },
53 [DMACH_SPI0] = {
54 .name = "spi0",
55 .channels[1] = S3C2410_DCON_CH1_SPI | DMA_CH_VALID,
56 .hw_addr.to = S3C2410_PA_SPI + S3C2410_SPTDAT,
57 .hw_addr.from = S3C2410_PA_SPI + S3C2410_SPRDAT,
58 },
59 [DMACH_SPI1] = {
60 .name = "spi1",
61 .channels[3] = S3C2410_DCON_CH3_SPI | DMA_CH_VALID,
62 .hw_addr.to = S3C2410_PA_SPI + 0x20 + S3C2410_SPTDAT,
63 .hw_addr.from = S3C2410_PA_SPI + 0x20 + S3C2410_SPRDAT,
64 },
65 [DMACH_UART0] = {
66 .name = "uart0",
67 .channels[0] = S3C2410_DCON_CH0_UART0 | DMA_CH_VALID,
68 .hw_addr.to = S3C2410_PA_UART0 + S3C2410_UTXH,
69 .hw_addr.from = S3C2410_PA_UART0 + S3C2410_URXH,
70 },
71 [DMACH_UART1] = {
72 .name = "uart1",
73 .channels[1] = S3C2410_DCON_CH1_UART1 | DMA_CH_VALID,
74 .hw_addr.to = S3C2410_PA_UART1 + S3C2410_UTXH,
75 .hw_addr.from = S3C2410_PA_UART1 + S3C2410_URXH,
76 },
77 [DMACH_UART2] = {
78 .name = "uart2",
79 .channels[3] = S3C2410_DCON_CH3_UART2 | DMA_CH_VALID,
80 .hw_addr.to = S3C2410_PA_UART2 + S3C2410_UTXH,
81 .hw_addr.from = S3C2410_PA_UART2 + S3C2410_URXH,
82 },
83 [DMACH_TIMER] = {
84 .name = "timer",
85 .channels[0] = S3C2410_DCON_CH0_TIMER | DMA_CH_VALID,
86 .channels[2] = S3C2410_DCON_CH2_TIMER | DMA_CH_VALID,
87 .channels[3] = S3C2410_DCON_CH3_TIMER | DMA_CH_VALID,
88 },
89 [DMACH_I2S_IN] = {
90 .name = "i2s-sdi",
91 .channels[1] = S3C2410_DCON_CH1_I2SSDI | DMA_CH_VALID,
92 .channels[2] = S3C2410_DCON_CH2_I2SSDI | DMA_CH_VALID,
93 .hw_addr.from = S3C2410_PA_IIS + S3C2410_IISFIFO,
94 },
95 [DMACH_I2S_OUT] = {
96 .name = "i2s-sdo",
97 .channels[2] = S3C2410_DCON_CH2_I2SSDO | DMA_CH_VALID,
98 .hw_addr.to = S3C2410_PA_IIS + S3C2410_IISFIFO,
99 },
100 [DMACH_USB_EP1] = {
101 .name = "usb-ep1",
102 .channels[0] = S3C2410_DCON_CH0_USBEP1 | DMA_CH_VALID,
103 },
104 [DMACH_USB_EP2] = {
105 .name = "usb-ep2",
106 .channels[1] = S3C2410_DCON_CH1_USBEP2 | DMA_CH_VALID,
107 },
108 [DMACH_USB_EP3] = {
109 .name = "usb-ep3",
110 .channels[2] = S3C2410_DCON_CH2_USBEP3 | DMA_CH_VALID,
111 },
112 [DMACH_USB_EP4] = {
113 .name = "usb-ep4",
114 .channels[3] =S3C2410_DCON_CH3_USBEP4 | DMA_CH_VALID,
115 },
116};
117
118static void s3c2410_dma_select(struct s3c2410_dma_chan *chan,
119 struct s3c24xx_dma_map *map)
120{
121 chan->dcon = map->channels[chan->number] & ~DMA_CH_VALID;
122}
123
124static struct s3c24xx_dma_selection __initdata s3c2410_dma_sel = {
125 .select = s3c2410_dma_select,
126 .dcon_mask = 7 << 24,
127 .map = s3c2410_dma_mappings,
128 .map_size = ARRAY_SIZE(s3c2410_dma_mappings),
129};
130
131static struct s3c24xx_dma_order __initdata s3c2410_dma_order = {
132 .channels = {
133 [DMACH_SDI] = {
134 .list = {
135 [0] = 3 | DMA_CH_VALID,
136 [1] = 2 | DMA_CH_VALID,
137 [2] = 0 | DMA_CH_VALID,
138 },
139 },
140 [DMACH_I2S_IN] = {
141 .list = {
142 [0] = 1 | DMA_CH_VALID,
143 [1] = 2 | DMA_CH_VALID,
144 },
145 },
146 },
147};
148
149static int __init s3c2410_dma_add(struct sys_device *sysdev)
150{
151 s3c2410_dma_init();
152 s3c24xx_dma_order_set(&s3c2410_dma_order);
153 return s3c24xx_dma_init_map(&s3c2410_dma_sel);
154}
155
156#if defined(CONFIG_CPU_S3C2410)
157static struct sysdev_driver s3c2410_dma_driver = {
158 .add = s3c2410_dma_add,
159};
160
161static int __init s3c2410_dma_drvinit(void)
162{
163 return sysdev_driver_register(&s3c2410_sysclass, &s3c2410_dma_driver);
164}
165
166arch_initcall(s3c2410_dma_drvinit);
167
168static struct sysdev_driver s3c2410a_dma_driver = {
169 .add = s3c2410_dma_add,
170};
171
172static int __init s3c2410a_dma_drvinit(void)
173{
174 return sysdev_driver_register(&s3c2410a_sysclass, &s3c2410a_dma_driver);
175}
176
177arch_initcall(s3c2410a_dma_drvinit);
178#endif
179
180#if defined(CONFIG_CPU_S3C2442)
181/* S3C2442 DMA contains the same selection table as the S3C2410 */
182static struct sysdev_driver s3c2442_dma_driver = {
183 .add = s3c2410_dma_add,
184};
185
186static int __init s3c2442_dma_drvinit(void)
187{
188 return sysdev_driver_register(&s3c2442_sysclass, &s3c2442_dma_driver);
189}
190
191arch_initcall(s3c2442_dma_drvinit);
192#endif
193
generated by cgit v1.2.2 (git 2.25.0) at 2025-04-14 01:31:50 -0400