aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/staging/tidspbridge/core/_tiomap.h
diff options
context:
space:
mode:
authorFernando Guzman Lugo <x0095840@ti.com>2010-10-05 16:35:37 -0400
committerGreg Kroah-Hartman <gregkh@suse.de>2010-10-05 18:30:57 -0400
commite7396e77d9e4230bf725b5807732cbca191d111f (patch)
tree77a3a0b4179b6c7e9963b2260b7797e2a466b063 /drivers/staging/tidspbridge/core/_tiomap.h
parent4dd1944ab7242d76534c97d5fef0ce541a2f1040 (diff)
staging: tidspbridge - remove custom mmu code from tiomap3430.c
This patch removes all the custom mmu code remaining in tiomap3430.c which is not needed anymore. Signed-off-by: Fernando Guzman Lugo <x0095840@ti.com> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
Diffstat (limited to 'drivers/staging/tidspbridge/core/_tiomap.h')
-rw-r--r--drivers/staging/tidspbridge/core/_tiomap.h2
1 files changed, 0 insertions, 2 deletions
diff --git a/drivers/staging/tidspbridge/core/_tiomap.h b/drivers/staging/tidspbridge/core/_tiomap.h
index 877749258ac..394a64a7ba2 100644
--- a/drivers/staging/tidspbridge/core/_tiomap.h
+++ b/drivers/staging/tidspbridge/core/_tiomap.h
@@ -330,7 +330,6 @@ struct bridge_dev_context {
330 */ 330 */
331 u32 dw_dsp_ext_base_addr; /* See the comment above */ 331 u32 dw_dsp_ext_base_addr; /* See the comment above */
332 u32 dw_api_reg_base; /* API mem map'd registers */ 332 u32 dw_api_reg_base; /* API mem map'd registers */
333 void __iomem *dw_dsp_mmu_base; /* DSP MMU Mapped registers */
334 u32 dw_api_clk_base; /* CLK Registers */ 333 u32 dw_api_clk_base; /* CLK Registers */
335 u32 dw_dsp_clk_m2_base; /* DSP Clock Module m2 */ 334 u32 dw_dsp_clk_m2_base; /* DSP Clock Module m2 */
336 u32 dw_public_rhea; /* Pub Rhea */ 335 u32 dw_public_rhea; /* Pub Rhea */
@@ -356,7 +355,6 @@ struct bridge_dev_context {
356 355
357 /* TC Settings */ 356 /* TC Settings */
358 bool tc_word_swap_on; /* Traffic Controller Word Swap */ 357 bool tc_word_swap_on; /* Traffic Controller Word Swap */
359 struct pg_table_attrs *pt_attrs;
360 u32 dsp_per_clks; 358 u32 dsp_per_clks;
361}; 359};
362 360