Staging: add MSM framebuffer driver

Qualcomm development of the MSM SOC framebuffer driver has
diverged significantly from the driver used by Android. This
is a snapshot of our current driver, in all it's agony. We are
putting this in staging to help with the process of converging
the two drivers.

At this point, the driver has been tested only in dumb
framebuffer mode.

Signed-off-by: Stepan Moskovchenko <stepanm@codeaurora.org>
Signed-off-by: David Brown <davidb@codeaurora.org>
Signed-off-by: Abhijeet Dharmapurikar <adharmap@codeaurora.org>
[dwalker@codeaurora.org: added a small compile fix and TODO.]
Signed-off-by: Daniel Walker <dwalker@codeaurora.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>

1 files changed, 142 insertions, 0 deletions

diff --git a/drivers/staging/msm/mdp_dma_tv.c b/drivers/staging/msm/mdp_dma_tv.c
new file mode 100644
index 00000000000..70989fb32c1
--- /dev/null
+++ b/drivers/staging/msm/mdp_dma_tv.c
@@ -0,0 +1,142 @@
+/* Copyright (c) 2008-2009, Code Aurora Forum. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 and
+ * only version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
+ * 02110-1301, USA.
+ */
+
+#include <linux/module.h>
+#include <linux/kernel.h>
+#include <linux/sched.h>
+#include <linux/time.h>
+#include <linux/init.h>
+#include <linux/interrupt.h>
+#include <linux/hrtimer.h>
+#include <linux/delay.h>
+
+#include <mach/hardware.h>
+#include <linux/io.h>
+
+#include <asm/system.h>
+#include <asm/mach-types.h>
+#include <linux/semaphore.h>
+#include <linux/spinlock.h>
+
+#include <linux/fb.h>
+
+#include "mdp.h"
+#include "msm_fb.h"
+
+extern spinlock_t mdp_spin_lock;
+extern uint32 mdp_intr_mask;
+
+int mdp_dma3_on(struct platform_device *pdev)
+{
+        struct msm_fb_data_type *mfd;
+        struct fb_info *fbi;
+        uint8 *buf;
+        int bpp;
+        int ret = 0;
+
+        mfd = (struct msm_fb_data_type *)platform_get_drvdata(pdev);
+
+        if (!mfd)
+                return -ENODEV;
+
+        if (mfd->key != MFD_KEY)
+                return -EINVAL;
+
+        fbi = mfd->fbi;
+        /* MDP cmd block enable */
+        mdp_pipe_ctrl(MDP_CMD_BLOCK, MDP_BLOCK_POWER_ON, FALSE);
+
+        bpp = fbi->var.bits_per_pixel / 8;
+        buf = (uint8 *) fbi->fix.smem_start;
+        buf += fbi->var.xoffset * bpp +
+                fbi->var.yoffset * fbi->fix.line_length;
+
+        /* starting address[31..8] of Video frame buffer is CS0 */
+        MDP_OUTP(MDP_BASE + 0xC0008, (uint32) buf >> 3);
+
+        mdp_pipe_ctrl(MDP_DMA3_BLOCK, MDP_BLOCK_POWER_ON, FALSE);
+
+        MDP_OUTP(MDP_BASE + 0xC0004, 0x4c60674); /* flicker filter enabled */
+        MDP_OUTP(MDP_BASE + 0xC0010, 0x20);     /* sobel treshold */
+
+        MDP_OUTP(MDP_BASE + 0xC0018, 0xeb0010); /* Y  Max, Y  min */
+        MDP_OUTP(MDP_BASE + 0xC001C, 0xf00010); /* Cb Max, Cb min */
+        MDP_OUTP(MDP_BASE + 0xC0020, 0xf00010); /* Cb Max, Cb min */
+
+        MDP_OUTP(MDP_BASE + 0xC000C, 0x67686970); /* add a few chars for CC */
+        MDP_OUTP(MDP_BASE + 0xC0000, 0x1);      /* MDP tv out enable */
+
+        /* MDP cmd block disable */
+        mdp_pipe_ctrl(MDP_CMD_BLOCK, MDP_BLOCK_POWER_OFF, FALSE);
+
+        ret = panel_next_on(pdev);
+
+        return ret;
+}
+
+int mdp_dma3_off(struct platform_device *pdev)
+{
+        int ret = 0;
+
+        ret = panel_next_off(pdev);
+        if (ret)
+                return ret;
+
+        /* MDP cmd block enable */
+        mdp_pipe_ctrl(MDP_CMD_BLOCK, MDP_BLOCK_POWER_ON, FALSE);
+        MDP_OUTP(MDP_BASE + 0xC0000, 0x0);
+        /* MDP cmd block disable */
+        mdp_pipe_ctrl(MDP_CMD_BLOCK, MDP_BLOCK_POWER_OFF, FALSE);
+
+        mdp_pipe_ctrl(MDP_DMA3_BLOCK, MDP_BLOCK_POWER_OFF, FALSE);
+
+        /* delay to make sure the last frame finishes */
+        mdelay(100);
+
+        return ret;
+}
+
+void mdp_dma3_update(struct msm_fb_data_type *mfd)
+{
+        struct fb_info *fbi = mfd->fbi;
+        uint8 *buf;
+        int bpp;
+        unsigned long flag;
+
+        if (!mfd->panel_power_on)
+                return;
+
+        /* no need to power on cmd block since dma3 is running */
+        bpp = fbi->var.bits_per_pixel / 8;
+        buf = (uint8 *) fbi->fix.smem_start;
+        buf += fbi->var.xoffset * bpp +
+                fbi->var.yoffset * fbi->fix.line_length;
+        MDP_OUTP(MDP_BASE + 0xC0008, (uint32) buf >> 3);
+
+        spin_lock_irqsave(&mdp_spin_lock, flag);
+        mdp_enable_irq(MDP_DMA3_TERM);
+        INIT_COMPLETION(mfd->dma->comp);
+        mfd->dma->waiting = TRUE;
+
+        outp32(MDP_INTR_CLEAR, TV_OUT_DMA3_START);
+        mdp_intr_mask |= TV_OUT_DMA3_START;
+        outp32(MDP_INTR_ENABLE, mdp_intr_mask);
+        spin_unlock_irqrestore(&mdp_spin_lock, flag);
+
+        wait_for_completion_killable(&mfd->dma->comp);
+        mdp_disable_irq(MDP_DMA3_TERM);
+}