drm/nv50: switch to indirect push buffer controls

PFIFO on G80 and up has a new mode where the main ring buffer is simply a
ring of pointers to indirect buffers containing the actual command/data
packets.  In order to be able to implement index buffers in the 3D driver
we need to be able to submit data-only push buffers right after the cmd
packet header, which is only possible using the new command submission
method.

This commit doesn't make it possible to implement index buffers yet, some
userspace interface changes will be required, but it does allow for
testing/debugging of the hardware-side support in the meantime.

Signed-off-by: Ben Skeggs <bskeggs@redhat.com>

1 files changed, 4 insertions, 4 deletions

diff --git a/drivers/gpu/drm/nouveau/nv50_fifo.c b/drivers/gpu/drm/nouveau/nv50_fifo.c
index 369ecb4cee5..e20c0e2474f 100644
--- a/drivers/gpu/drm/nouveau/nv50_fifo.c
+++ b/drivers/gpu/drm/nouveau/nv50_fifo.c
@@ -283,17 +283,17 @@ nv50_fifo_create_context(struct nouveau_channel *chan)
 
         dev_priv->engine.instmem.prepare_access(dev, true);
 
-        nv_wo32(dev, ramfc, 0x08/4, chan->pushbuf_base);
-        nv_wo32(dev, ramfc, 0x10/4, chan->pushbuf_base);
         nv_wo32(dev, ramfc, 0x48/4, chan->pushbuf->instance >> 4);
         nv_wo32(dev, ramfc, 0x80/4, (0xc << 24) | (chan->ramht->instance >> 4));
-        nv_wo32(dev, ramfc, 0x3c/4, 0x00086078);
         nv_wo32(dev, ramfc, 0x44/4, 0x2101ffff);
         nv_wo32(dev, ramfc, 0x60/4, 0x7fffffff);
         nv_wo32(dev, ramfc, 0x40/4, 0x00000000);
         nv_wo32(dev, ramfc, 0x7c/4, 0x30000001);
         nv_wo32(dev, ramfc, 0x78/4, 0x00000000);
-        nv_wo32(dev, ramfc, 0x4c/4, 0xffffffff);
+        nv_wo32(dev, ramfc, 0x3c/4, 0x403f6078);
+        nv_wo32(dev, ramfc, 0x50/4, chan->pushbuf_base +
+                                    chan->dma.ib_base * 4);
+        nv_wo32(dev, ramfc, 0x54/4, drm_order(chan->dma.ib_max + 1) << 16);
 
         if (!IS_G80) {
                 nv_wo32(dev, chan->ramin->gpuobj, 0, chan->id);