drm/nouveau: Add DRM driver for NVIDIA GPUs

This adds a drm/kms staging non-API stable driver for GPUs from NVIDIA.

This driver is a KMS-based driver and requires a compatible nouveau
userspace libdrm and nouveau X.org driver.

This driver requires firmware files not available in this kernel tree,
interested parties can find them via the nouveau project git archive.

This driver is reverse engineered, and is in no way supported by nVidia.

Support for nearly the complete range of nvidia hw from nv04->g80 (nv50)
is available, and the kms driver should support driving nearly all
output types (displayport is under development still) along with supporting
suspend/resume.

This work is all from the upstream nouveau project found at
nouveau.freedesktop.org.

The original authors list from nouveau git tree is:
Anssi Hannula <anssi.hannula@iki.fi>
Ben Skeggs <bskeggs@redhat.com>
Francisco Jerez <currojerez@riseup.net>
Maarten Maathuis <madman2003@gmail.com>
Marcin Kościelnicki <koriakin@0x04.net>
Matthew Garrett <mjg@redhat.com>
Matt Parnell <mparnell@gmail.com>
Patrice Mandin <patmandin@gmail.com>
Pekka Paalanen <pq@iki.fi>
Xavier Chantry <shiningxc@gmail.com>
along with project founder Stephane Marchesin <marchesin@icps.u-strasbg.fr>

Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
Signed-off-by: Dave Airlie <airlied@redhat.com>

1 files changed, 289 insertions, 0 deletions

diff --git a/drivers/gpu/drm/nouveau/nouveau_bios.h b/drivers/gpu/drm/nouveau/nouveau_bios.h
new file mode 100644
index 00000000000..1d5f10bd78e
--- /dev/null
+++ b/drivers/gpu/drm/nouveau/nouveau_bios.h
@@ -0,0 +1,289 @@
+/*
+ * Copyright 2007-2008 Nouveau Project
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice (including the next
+ * paragraph) shall be included in all copies or substantial portions of the
+ * Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
+ * DEALINGS IN THE SOFTWARE.
+ */
+
+#ifndef __NOUVEAU_BIOS_H__
+#define __NOUVEAU_BIOS_H__
+
+#include "nvreg.h"
+#include "nouveau_i2c.h"
+
+#define DCB_MAX_NUM_ENTRIES 16
+#define DCB_MAX_NUM_I2C_ENTRIES 16
+#define DCB_MAX_NUM_GPIO_ENTRIES 32
+#define DCB_MAX_NUM_CONNECTOR_ENTRIES 16
+
+#define DCB_LOC_ON_CHIP 0
+
+struct dcb_entry {
+        int index;      /* may not be raw dcb index if merging has happened */
+        uint8_t type;
+        uint8_t i2c_index;
+        uint8_t heads;
+        uint8_t connector;
+        uint8_t bus;
+        uint8_t location;
+        uint8_t or;
+        bool duallink_possible;
+        union {
+                struct sor_conf {
+                        int link;
+                } sorconf;
+                struct {
+                        int maxfreq;
+                } crtconf;
+                struct {
+                        struct sor_conf sor;
+                        bool use_straps_for_mode;
+                        bool use_power_scripts;
+                } lvdsconf;
+                struct {
+                        bool has_component_output;
+                } tvconf;
+                struct {
+                        struct sor_conf sor;
+                        int link_nr;
+                        int link_bw;
+                } dpconf;
+                struct {
+                        struct sor_conf sor;
+                } tmdsconf;
+        };
+        bool i2c_upper_default;
+};
+
+struct dcb_i2c_entry {
+        uint8_t port_type;
+        uint8_t read, write;
+        struct nouveau_i2c_chan *chan;
+};
+
+struct parsed_dcb {
+        int entries;
+        struct dcb_entry entry[DCB_MAX_NUM_ENTRIES];
+        struct dcb_i2c_entry i2c[DCB_MAX_NUM_I2C_ENTRIES];
+};
+
+enum dcb_gpio_tag {
+        DCB_GPIO_TVDAC0 = 0xc,
+        DCB_GPIO_TVDAC1 = 0x2d,
+};
+
+struct dcb_gpio_entry {
+        enum dcb_gpio_tag tag;
+        int line;
+        bool invert;
+};
+
+struct parsed_dcb_gpio {
+        int entries;
+        struct dcb_gpio_entry entry[DCB_MAX_NUM_GPIO_ENTRIES];
+};
+
+struct dcb_connector_table_entry {
+        uint32_t entry;
+        uint8_t type;
+        uint8_t index;
+        uint8_t gpio_tag;
+};
+
+struct dcb_connector_table {
+        int entries;
+        struct dcb_connector_table_entry entry[DCB_MAX_NUM_CONNECTOR_ENTRIES];
+};
+
+struct bios_parsed_dcb {
+        uint8_t version;
+
+        struct parsed_dcb dcb;
+
+        uint8_t *i2c_table;
+        uint8_t i2c_default_indices;
+
+        uint16_t gpio_table_ptr;
+        struct parsed_dcb_gpio gpio;
+        uint16_t connector_table_ptr;
+        struct dcb_connector_table connector;
+};
+
+enum nouveau_encoder_type {
+        OUTPUT_ANALOG = 0,
+        OUTPUT_TV = 1,
+        OUTPUT_TMDS = 2,
+        OUTPUT_LVDS = 3,
+        OUTPUT_DP = 6,
+        OUTPUT_ANY = -1
+};
+
+enum nouveau_or {
+        OUTPUT_A = (1 << 0),
+        OUTPUT_B = (1 << 1),
+        OUTPUT_C = (1 << 2)
+};
+
+enum LVDS_script {
+        /* Order *does* matter here */
+        LVDS_INIT = 1,
+        LVDS_RESET,
+        LVDS_BACKLIGHT_ON,
+        LVDS_BACKLIGHT_OFF,
+        LVDS_PANEL_ON,
+        LVDS_PANEL_OFF
+};
+
+/* changing these requires matching changes to reg tables in nv_get_clock */
+#define MAX_PLL_TYPES   4
+enum pll_types {
+        NVPLL,
+        MPLL,
+        VPLL1,
+        VPLL2
+};
+
+struct pll_lims {
+        struct {
+                int minfreq;
+                int maxfreq;
+                int min_inputfreq;
+                int max_inputfreq;
+
+                uint8_t min_m;
+                uint8_t max_m;
+                uint8_t min_n;
+                uint8_t max_n;
+        } vco1, vco2;
+
+        uint8_t max_log2p;
+        /*
+         * for most pre nv50 cards setting a log2P of 7 (the common max_log2p
+         * value) is no different to 6 (at least for vplls) so allowing the MNP
+         * calc to use 7 causes the generated clock to be out by a factor of 2.
+         * however, max_log2p cannot be fixed-up during parsing as the
+         * unmodified max_log2p value is still needed for setting mplls, hence
+         * an additional max_usable_log2p member
+         */
+        uint8_t max_usable_log2p;
+        uint8_t log2p_bias;
+
+        uint8_t min_p;
+        uint8_t max_p;
+
+        int refclk;
+};
+
+struct nouveau_bios_info {
+        struct parsed_dcb *dcb;
+
+        uint8_t chip_version;
+
+        uint32_t dactestval;
+        uint32_t tvdactestval;
+        uint8_t digital_min_front_porch;
+        bool fp_no_ddc;
+};
+
+struct nvbios {
+        struct drm_device *dev;
+        struct nouveau_bios_info pub;
+
+        uint8_t data[NV_PROM_SIZE];
+        unsigned int length;
+        bool execute;
+
+        uint8_t major_version;
+        uint8_t feature_byte;
+        bool is_mobile;
+
+        uint32_t fmaxvco, fminvco;
+
+        bool old_style_init;
+        uint16_t init_script_tbls_ptr;
+        uint16_t extra_init_script_tbl_ptr;
+        uint16_t macro_index_tbl_ptr;
+        uint16_t macro_tbl_ptr;
+        uint16_t condition_tbl_ptr;
+        uint16_t io_condition_tbl_ptr;
+        uint16_t io_flag_condition_tbl_ptr;
+        uint16_t init_function_tbl_ptr;
+
+        uint16_t pll_limit_tbl_ptr;
+        uint16_t ram_restrict_tbl_ptr;
+
+        uint16_t some_script_ptr; /* BIT I + 14 */
+        uint16_t init96_tbl_ptr; /* BIT I + 16 */
+
+        struct bios_parsed_dcb bdcb;
+
+        struct {
+                int crtchead;
+                /* these need remembering across suspend */
+                uint32_t saved_nv_pfb_cfg0;
+        } state;
+
+        struct {
+                struct dcb_entry *output;
+                uint16_t script_table_ptr;
+                uint16_t dp_table_ptr;
+        } display;
+
+        struct {
+                uint16_t fptablepointer;        /* also used by tmds */
+                uint16_t fpxlatetableptr;
+                int xlatwidth;
+                uint16_t lvdsmanufacturerpointer;
+                uint16_t fpxlatemanufacturertableptr;
+                uint16_t mode_ptr;
+                uint16_t xlated_entry;
+                bool power_off_for_reset;
+                bool reset_after_pclk_change;
+                bool dual_link;
+                bool link_c_increment;
+                bool BITbit1;
+                bool if_is_24bit;
+                int duallink_transition_clk;
+                uint8_t strapless_is_24bit;
+                uint8_t *edid;
+
+                /* will need resetting after suspend */
+                int last_script_invoc;
+                bool lvds_init_run;
+        } fp;
+
+        struct {
+                uint16_t output0_script_ptr;
+                uint16_t output1_script_ptr;
+        } tmds;
+
+        struct {
+                uint16_t mem_init_tbl_ptr;
+                uint16_t sdr_seq_tbl_ptr;
+                uint16_t ddr_seq_tbl_ptr;
+
+                struct {
+                        uint8_t crt, tv, panel;
+                } i2c_indices;
+
+                uint16_t lvds_single_a_script_ptr;
+        } legacy;
+};
+
+#endif