aboutsummaryrefslogtreecommitdiffstats
path: root/arch
diff options
context:
space:
mode:
authorRussell King <rmk+kernel@arm.linux.org.uk>2010-12-19 06:36:33 -0500
committerRussell King <rmk+kernel@arm.linux.org.uk>2010-12-20 10:09:16 -0500
commite3d9c625f5e4158014e041f492b46e38ad10987e (patch)
treeffd37fad68be917c15a3fbbb44c4eacecde0d649 /arch
parente9882777d992b76e0b80deadd66ad886c25f5d1f (diff)
ARM: CPU hotplug: fix hard-coded control register constants
Use the definition we've provided in asm/system.h rather than numeric constants. Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'arch')
-rw-r--r--arch/arm/mach-realview/hotplug.c8
-rw-r--r--arch/arm/mach-s5pv310/hotplug.c8
-rw-r--r--arch/arm/mach-tegra/hotplug.c8
3 files changed, 12 insertions, 12 deletions
diff --git a/arch/arm/mach-realview/hotplug.c b/arch/arm/mach-realview/hotplug.c
index b6387cfe704..a87523d095e 100644
--- a/arch/arm/mach-realview/hotplug.c
+++ b/arch/arm/mach-realview/hotplug.c
@@ -31,10 +31,10 @@ static inline void cpu_enter_lowpower(void)
31 " bic %0, %0, #0x20\n" 31 " bic %0, %0, #0x20\n"
32 " mcr p15, 0, %0, c1, c0, 1\n" 32 " mcr p15, 0, %0, c1, c0, 1\n"
33 " mrc p15, 0, %0, c1, c0, 0\n" 33 " mrc p15, 0, %0, c1, c0, 0\n"
34 " bic %0, %0, #0x04\n" 34 " bic %0, %0, %2\n"
35 " mcr p15, 0, %0, c1, c0, 0\n" 35 " mcr p15, 0, %0, c1, c0, 0\n"
36 : "=&r" (v) 36 : "=&r" (v)
37 : "r" (0) 37 : "r" (0), "Ir" (CR_C)
38 : "cc"); 38 : "cc");
39} 39}
40 40
@@ -43,13 +43,13 @@ static inline void cpu_leave_lowpower(void)
43 unsigned int v; 43 unsigned int v;
44 44
45 asm volatile( "mrc p15, 0, %0, c1, c0, 0\n" 45 asm volatile( "mrc p15, 0, %0, c1, c0, 0\n"
46 " orr %0, %0, #0x04\n" 46 " orr %0, %0, %1\n"
47 " mcr p15, 0, %0, c1, c0, 0\n" 47 " mcr p15, 0, %0, c1, c0, 0\n"
48 " mrc p15, 0, %0, c1, c0, 1\n" 48 " mrc p15, 0, %0, c1, c0, 1\n"
49 " orr %0, %0, #0x20\n" 49 " orr %0, %0, #0x20\n"
50 " mcr p15, 0, %0, c1, c0, 1\n" 50 " mcr p15, 0, %0, c1, c0, 1\n"
51 : "=&r" (v) 51 : "=&r" (v)
52 : 52 : "Ir" (CR_C)
53 : "cc"); 53 : "cc");
54} 54}
55 55
diff --git a/arch/arm/mach-s5pv310/hotplug.c b/arch/arm/mach-s5pv310/hotplug.c
index 951ba6d63d2..afa5392d9fc 100644
--- a/arch/arm/mach-s5pv310/hotplug.c
+++ b/arch/arm/mach-s5pv310/hotplug.c
@@ -30,13 +30,13 @@ static inline void cpu_enter_lowpower(void)
30 * Turn off coherency 30 * Turn off coherency
31 */ 31 */
32 " mrc p15, 0, %0, c1, c0, 1\n" 32 " mrc p15, 0, %0, c1, c0, 1\n"
33 " bic %0, %0, #0x20\n" 33 " bic %0, %0, %2\n"
34 " mcr p15, 0, %0, c1, c0, 1\n" 34 " mcr p15, 0, %0, c1, c0, 1\n"
35 " mrc p15, 0, %0, c1, c0, 0\n" 35 " mrc p15, 0, %0, c1, c0, 0\n"
36 " bic %0, %0, #0x04\n" 36 " bic %0, %0, #0x04\n"
37 " mcr p15, 0, %0, c1, c0, 0\n" 37 " mcr p15, 0, %0, c1, c0, 0\n"
38 : "=&r" (v) 38 : "=&r" (v)
39 : "r" (0) 39 : "r" (0), "Ir" (CR_C)
40 : "cc"); 40 : "cc");
41} 41}
42 42
@@ -46,13 +46,13 @@ static inline void cpu_leave_lowpower(void)
46 46
47 asm volatile( 47 asm volatile(
48 "mrc p15, 0, %0, c1, c0, 0\n" 48 "mrc p15, 0, %0, c1, c0, 0\n"
49 " orr %0, %0, #0x04\n" 49 " orr %0, %0, %1\n"
50 " mcr p15, 0, %0, c1, c0, 0\n" 50 " mcr p15, 0, %0, c1, c0, 0\n"
51 " mrc p15, 0, %0, c1, c0, 1\n" 51 " mrc p15, 0, %0, c1, c0, 1\n"
52 " orr %0, %0, #0x20\n" 52 " orr %0, %0, #0x20\n"
53 " mcr p15, 0, %0, c1, c0, 1\n" 53 " mcr p15, 0, %0, c1, c0, 1\n"
54 : "=&r" (v) 54 : "=&r" (v)
55 : 55 : "Ir" (CR_C)
56 : "cc"); 56 : "cc");
57} 57}
58 58
diff --git a/arch/arm/mach-tegra/hotplug.c b/arch/arm/mach-tegra/hotplug.c
index 17faf777af2..a5cb1ce76ff 100644
--- a/arch/arm/mach-tegra/hotplug.c
+++ b/arch/arm/mach-tegra/hotplug.c
@@ -26,13 +26,13 @@ static inline void cpu_enter_lowpower(void)
26 * Turn off coherency 26 * Turn off coherency
27 */ 27 */
28 " mrc p15, 0, %0, c1, c0, 1\n" 28 " mrc p15, 0, %0, c1, c0, 1\n"
29 " bic %0, %0, #0x20\n" 29 " bic %0, %0, %2\n"
30 " mcr p15, 0, %0, c1, c0, 1\n" 30 " mcr p15, 0, %0, c1, c0, 1\n"
31 " mrc p15, 0, %0, c1, c0, 0\n" 31 " mrc p15, 0, %0, c1, c0, 0\n"
32 " bic %0, %0, #0x04\n" 32 " bic %0, %0, #0x04\n"
33 " mcr p15, 0, %0, c1, c0, 0\n" 33 " mcr p15, 0, %0, c1, c0, 0\n"
34 : "=&r" (v) 34 : "=&r" (v)
35 : "r" (0) 35 : "r" (0), "Ir" (CR_C)
36 : "cc"); 36 : "cc");
37} 37}
38 38
@@ -42,13 +42,13 @@ static inline void cpu_leave_lowpower(void)
42 42
43 asm volatile( 43 asm volatile(
44 "mrc p15, 0, %0, c1, c0, 0\n" 44 "mrc p15, 0, %0, c1, c0, 0\n"
45 " orr %0, %0, #0x04\n" 45 " orr %0, %0, %1\n"
46 " mcr p15, 0, %0, c1, c0, 0\n" 46 " mcr p15, 0, %0, c1, c0, 0\n"
47 " mrc p15, 0, %0, c1, c0, 1\n" 47 " mrc p15, 0, %0, c1, c0, 1\n"
48 " orr %0, %0, #0x20\n" 48 " orr %0, %0, #0x20\n"
49 " mcr p15, 0, %0, c1, c0, 1\n" 49 " mcr p15, 0, %0, c1, c0, 1\n"
50 : "=&r" (v) 50 : "=&r" (v)
51 : 51 : "Ir" (CR_C)
52 : "cc"); 52 : "cc");
53} 53}
54 54