aboutsummaryrefslogtreecommitdiffstats
path: root/arch
diff options
context:
space:
mode:
authorShaohui Xie <b21989@freescale.com>2010-11-03 05:36:37 -0400
committerKumar Gala <galak@kernel.crashing.org>2011-01-12 19:00:29 -0500
commitb5fb0cc7f1c90e3b00d40b64681efcbf8bcdeb9e (patch)
treed921754dbd842f07a23eefbd569fcc8d1c1bd182 /arch
parent86985db66ea2fda174615be05112a7d1b13645c4 (diff)
powerpc/fsl_rio: Fix non-standard HID1 register access
Moved setting of RFXE bit so we get machine checks on RIO errors into cpu_setup so that the RIO code isn't core specific. Signed-off-by: Shaohui Xie <b21989@freescale.com> Cc: Li Yang <leoli@freescale.com> Cc: Roy Zang <tie-fei.zang@freescale.com> Cc: Alexandre Bounine <alexandre.bounine@idt.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'arch')
-rw-r--r--arch/powerpc/kernel/cpu_setup_fsl_booke.S6
-rw-r--r--arch/powerpc/sysdev/fsl_rio.c2
2 files changed, 6 insertions, 2 deletions
diff --git a/arch/powerpc/kernel/cpu_setup_fsl_booke.S b/arch/powerpc/kernel/cpu_setup_fsl_booke.S
index 894e64fa481..5c518ad3445 100644
--- a/arch/powerpc/kernel/cpu_setup_fsl_booke.S
+++ b/arch/powerpc/kernel/cpu_setup_fsl_booke.S
@@ -64,6 +64,12 @@ _GLOBAL(__setup_cpu_e500v2)
64 bl __e500_icache_setup 64 bl __e500_icache_setup
65 bl __e500_dcache_setup 65 bl __e500_dcache_setup
66 bl __setup_e500_ivors 66 bl __setup_e500_ivors
67#ifdef CONFIG_RAPIDIO
68 /* Ensure that RFXE is set */
69 mfspr r3,SPRN_HID1
70 oris r3,r3,HID1_RFXE@h
71 mtspr SPRN_HID1,r3
72#endif
67 mtlr r4 73 mtlr r4
68 blr 74 blr
69_GLOBAL(__setup_cpu_e500mc) 75_GLOBAL(__setup_cpu_e500mc)
diff --git a/arch/powerpc/sysdev/fsl_rio.c b/arch/powerpc/sysdev/fsl_rio.c
index 9725369d432..4c518d17ee9 100644
--- a/arch/powerpc/sysdev/fsl_rio.c
+++ b/arch/powerpc/sysdev/fsl_rio.c
@@ -1556,8 +1556,6 @@ int fsl_rio_setup(struct platform_device *dev)
1556 saved_mcheck_exception = ppc_md.machine_check_exception; 1556 saved_mcheck_exception = ppc_md.machine_check_exception;
1557 ppc_md.machine_check_exception = fsl_rio_mcheck_exception; 1557 ppc_md.machine_check_exception = fsl_rio_mcheck_exception;
1558#endif 1558#endif
1559 /* Ensure that RFXE is set */
1560 mtspr(SPRN_HID1, (mfspr(SPRN_HID1) | 0x20000));
1561 1559
1562 return 0; 1560 return 0;
1563err: 1561err: