aboutsummaryrefslogtreecommitdiffstats
path: root/arch/sh/include/asm/processor_32.h
diff options
context:
space:
mode:
authorPaul Mundt <lethal@linux-sh.org>2010-01-05 05:06:45 -0500
committerPaul Mundt <lethal@linux-sh.org>2010-01-05 05:06:45 -0500
commit4352fc1b12fae4c753a063a2f162ddf9277af774 (patch)
tree686ca79f2e1c4dbe65e51cac2b14a8234069b0a0 /arch/sh/include/asm/processor_32.h
parentc4761815ab49feca904776dec464046bc7138d3a (diff)
sh: Abstracted SH-4A UBC support on hw-breakpoint core.
This is the next big chunk of hw_breakpoint support. This decouples the SH-4A support from the core and moves it out in to its own stub, following many of the conventions established with the perf events layering. In addition to extending SH-4A support to encapsulate the remainder of the UBC channels, clock framework support for handling the UBC interface clock is added as well, allowing for dynamic clock gating. This also fixes up a regression introduced by the SIGTRAP handling that broke the ksym_tracer, to the extent that the current support works well with all of the ksym_tracer/ptrace/kgdb. The kprobes singlestep code will follow in turn. With this in place, the remaining UBC variants (SH-2A and SH-4) can now be trivially plugged in. Signed-off-by: Paul Mundt <lethal@linux-sh.org>
Diffstat (limited to 'arch/sh/include/asm/processor_32.h')
-rw-r--r--arch/sh/include/asm/processor_32.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/sh/include/asm/processor_32.h b/arch/sh/include/asm/processor_32.h
index d60b28271a0..259112cecbd 100644
--- a/arch/sh/include/asm/processor_32.h
+++ b/arch/sh/include/asm/processor_32.h
@@ -14,7 +14,7 @@
14#include <asm/page.h> 14#include <asm/page.h>
15#include <asm/types.h> 15#include <asm/types.h>
16#include <asm/ptrace.h> 16#include <asm/ptrace.h>
17#include <asm/ubc.h> 17#include <asm/hw_breakpoint.h>
18 18
19/* 19/*
20 * Default implementation of macro that returns current 20 * Default implementation of macro that returns current
@@ -102,7 +102,7 @@ struct thread_struct {
102 unsigned long pc; 102 unsigned long pc;
103 103
104 /* Save middle states of ptrace breakpoints */ 104 /* Save middle states of ptrace breakpoints */
105 struct perf_event *ptrace_bps[NR_UBC_CHANNELS]; 105 struct perf_event *ptrace_bps[HBP_NUM];
106 106
107 /* floating point info */ 107 /* floating point info */
108 union sh_fpu_union fpu; 108 union sh_fpu_union fpu;