aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorPavel Roskin <proski@gnu.org>2011-07-15 19:06:40 -0400
committerJohn W. Linville <linville@tuxdriver.com>2011-07-18 14:29:42 -0400
commit6c2c1ed8643b5c3bc331e3f61b3530d771abbdbe (patch)
treefc3d82f094143828df52653a77bed726e50e9d41
parent78fa99abd7a7ecfd7364e7b7198c9ecc27766855 (diff)
ath9k: remove defines in reg.h that exist in ../reg.h
Signed-off-by: Pavel Roskin <proski@gnu.org> Signed-off-by: John W. Linville <linville@tuxdriver.com>
-rw-r--r--drivers/net/wireless/ath/ath9k/reg.h23
1 files changed, 0 insertions, 23 deletions
diff --git a/drivers/net/wireless/ath/ath9k/reg.h b/drivers/net/wireless/ath/ath9k/reg.h
index 759b72cca3c..fa4c0bbce6b 100644
--- a/drivers/net/wireless/ath/ath9k/reg.h
+++ b/drivers/net/wireless/ath/ath9k/reg.h
@@ -1873,29 +1873,6 @@ enum {
1873#define AR_RATE_DURATION(_n) (AR_RATE_DURATION_0 + ((_n)<<2)) 1873#define AR_RATE_DURATION(_n) (AR_RATE_DURATION_0 + ((_n)<<2))
1874 1874
1875 1875
1876#define AR_KEYTABLE_0 0x8800
1877#define AR_KEYTABLE(_n) (AR_KEYTABLE_0 + ((_n)*32))
1878#define AR_KEY_CACHE_SIZE 128
1879#define AR_RSVD_KEYTABLE_ENTRIES 4
1880#define AR_KEY_TYPE 0x00000007
1881#define AR_KEYTABLE_TYPE_40 0x00000000
1882#define AR_KEYTABLE_TYPE_104 0x00000001
1883#define AR_KEYTABLE_TYPE_128 0x00000003
1884#define AR_KEYTABLE_TYPE_TKIP 0x00000004
1885#define AR_KEYTABLE_TYPE_AES 0x00000005
1886#define AR_KEYTABLE_TYPE_CCM 0x00000006
1887#define AR_KEYTABLE_TYPE_CLR 0x00000007
1888#define AR_KEYTABLE_ANT 0x00000008
1889#define AR_KEYTABLE_VALID 0x00008000
1890#define AR_KEYTABLE_KEY0(_n) (AR_KEYTABLE(_n) + 0)
1891#define AR_KEYTABLE_KEY1(_n) (AR_KEYTABLE(_n) + 4)
1892#define AR_KEYTABLE_KEY2(_n) (AR_KEYTABLE(_n) + 8)
1893#define AR_KEYTABLE_KEY3(_n) (AR_KEYTABLE(_n) + 12)
1894#define AR_KEYTABLE_KEY4(_n) (AR_KEYTABLE(_n) + 16)
1895#define AR_KEYTABLE_TYPE(_n) (AR_KEYTABLE(_n) + 20)
1896#define AR_KEYTABLE_MAC0(_n) (AR_KEYTABLE(_n) + 24)
1897#define AR_KEYTABLE_MAC1(_n) (AR_KEYTABLE(_n) + 28)
1898
1899#define AR9271_CORE_CLOCK 117 /* clock to 117Mhz */ 1876#define AR9271_CORE_CLOCK 117 /* clock to 117Mhz */
1900#define AR9271_TARGET_BAUD_RATE 19200 /* 115200 */ 1877#define AR9271_TARGET_BAUD_RATE 19200 /* 115200 */
1901 1878