diff options
| author | Ingo Molnar <mingo@elte.hu> | 2009-01-27 23:01:41 -0500 |
|---|---|---|
| committer | Ingo Molnar <mingo@elte.hu> | 2009-01-28 17:20:17 -0500 |
| commit | f6f52baf2613dd319e9ba3f3319bf1f1c442e4b3 (patch) | |
| tree | 1eb8f814939501c10f3f18af86f9c5a5d25c7310 /arch/x86/include/asm/bigsmp/apic.h | |
| parent | fe402e1f2b67a63f1e53ab2a316fc20f7ca4ec91 (diff) | |
x86: clean up esr_disable() methods
Impact: cleanup
Most subarchitectures want to disable the APIC ESR (Error Status Register),
because they generally have hardware hacks that wrap standard CPUs into
a bigger system and hence the APIC bus is quite non-standard and weirdnesses
(lockups) have been seen with ESR reporting.
Remove the esr_disable macros and put the desired flag into each
subarchitecture's genapic template directly.
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Diffstat (limited to 'arch/x86/include/asm/bigsmp/apic.h')
| -rw-r--r-- | arch/x86/include/asm/bigsmp/apic.h | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/arch/x86/include/asm/bigsmp/apic.h b/arch/x86/include/asm/bigsmp/apic.h index d6aeca3c5a8..b550cb11102 100644 --- a/arch/x86/include/asm/bigsmp/apic.h +++ b/arch/x86/include/asm/bigsmp/apic.h | |||
| @@ -2,7 +2,6 @@ | |||
| 2 | #define __ASM_MACH_APIC_H | 2 | #define __ASM_MACH_APIC_H |
| 3 | 3 | ||
| 4 | #define xapic_phys_to_log_apicid(cpu) (per_cpu(x86_bios_cpu_apicid, cpu)) | 4 | #define xapic_phys_to_log_apicid(cpu) (per_cpu(x86_bios_cpu_apicid, cpu)) |
| 5 | #define esr_disable (1) | ||
| 6 | 5 | ||
| 7 | static inline int bigsmp_apic_id_registered(void) | 6 | static inline int bigsmp_apic_id_registered(void) |
| 8 | { | 7 | { |