aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts
Commit message (Collapse)AuthorAge
...
* ENGR00300430-9 ARM: dts: imx6sx: add the properties for QuadSpiHuang Shijie2014-04-16
| | | | | | add the qspi2 property and its pinctrl. Signed-off-by: Huang Shijie <b32955@freescale.com>
* ENGR00300745 ARM: dts: imx: Add lcdif support for imx6sx sdb boardSandor Yu2014-04-16
| | | | | | | | -Add pin mux setting for pwm3 in imx6sx.dtsi -Add pwm3 setting for lcdif backlight -Add lcdif1 in imx6sx-sdb.dtsi Signed-off-by: Sandor Yu <R01008@freescale.com>
* ENGR00300439-6 dts: imx6sx: add flexcan stop mode supportDong Aisheng2014-04-16
| | | | | | | Add flexcan stop mode support. The driver does not use alias id now, so remove it too. Signed-off-by: Dong Aisheng <b29396@freescale.com>
* ENGR00300439-5 can: flexcan: parse stop mode control bits from device treeDong Aisheng2014-04-16
| | | | | | | | | | Starting from IMX6, the flexcan stop mode control bits is SoC specific, move it out of IP driver and parse it from devicetree. It's good from maintain perspective and can avoid adding too many SoC specifi bits in driver but with no IP changes when the IMX SoC series keep growing. Signed-off-by: Dong Aisheng <b29396@freescale.com>
* ENGR00300439-4 dts: imx6sx-arm2: add flexcan supportDong Aisheng2014-04-16
| | | | | | Add flexcan support Signed-off-by: Dong Aisheng <b29396@freescale.com>
* ENGR00300439-1 dts: imx6sx-17x17-arm2: add usdhc2 and usdhc4 supportDong Aisheng2014-04-16
| | | | | | add usdhc2 and usdhc4 support Signed-off-by: Dong Aisheng <b29396@freescale.com>
* ENGR00300665 ARM: dts: imx6sx-sdb: enable VGEN1 always onRobin Gong2014-04-16
| | | | | | | | On imx6sx-sdb board, there is one level shift between soc and enet phy chip, so need keep VGEN1 always on, else system can't mount NFS. Signed-off-by: Robin Gong <b38343@freescale.com>
* ENGR00300479-2 ARM: dts: imx6sx-sdb: Add pfuze supportRobin Gong2014-04-16
| | | | | | Add pfuze pmic driver support for imx6sx-sdb board Signed-off-by: Robin Gong <b38343@freescale.com>
* ENGR00300479-1 ARM: dts: imx6sx-17x17-arm2: Add pfuze supportRobin Gong2014-04-16
| | | | | | Add pfuze support on imx6sx-17x17-arm2 board Signed-off-by: Robin Gong <b38343@freescale.com>
* ENGR00300625-2 ARM:dts:imx6sx: add enet_out clk to avoid Last bit is not setFugang Duan2014-04-16
| | | | | | | | enet_out clock is the same as ptp clock, driver use the clock to check whether SOC supply clock to phy or not. So add enet_out clk to imx6sx dts file to avoid receive frame "L" bit is not set. Signed-off-by: Fugang Duan <B38611@freescale.com>
* ENGR00300474-2 ARM:dts: Replace phy regulator with gpio control in dtsLuwei Zhou2014-04-16
| | | | | | | Ther is some issue when using regulator contorl phy supply.The patch replace the regulator with gpio direct control. Signed-off-by: Luwei Zhou <b45643@freescale.com>
* ENGR00299593-2 ARM: dts: imx6sx-17X17-arm2: add max7322 gpio regulator dts ↵Luwei Zhou2014-04-16
| | | | | | | | | | | support FEC on imx6sx-17X17arm2 needs to make PHY work in 1.8v power supply. The 1.8v power supply is controlled by max7322 output0 pin.Enable max7322 dts support and phy regulator on imx6sx-17x17-arm2 platform in this patch. Signed-off-by: Luwei Zhou <b45643@freescale.com>
* ENGR00299180-1 ARM: dts: imx6sx: add compatible string for ocram_sAnson Huang2014-04-16
| | | | | | | Add compatible string for ocram_s to separate it from ocram, as this ocram_s is dedicated for low power mode. Signed-off-by: Anson Huang <b20788@freescale.com>
* ENGR00299749 ARM: dts: imx: add pxp v4l2 output support on imx6sx 17x17 arm2 ↵Robby Cai2014-04-16
| | | | | | | | board Add V4L2 output via PxP support Signed-off-by: Robby Cai <R63905@freescale.com>
* ENGR00299748-2 ARM: dts: imx: add pxp support for imx6sx 17x17 arm2 boardRobby Cai2014-04-16
| | | | | | | - add pxp resources - add a dummy clock for imx6sl/imx6dl Signed-off-by: Robby Cai <R63905@freescale.com>
* ENGR00299746-5 ARM: dts: imx: add lcdif support on imx6sx 17x17 arm2 boardRobby Cai2014-04-16
| | | | | | | | - add pinmux setting for lcdif - add pwm3 setting for lcdif backlight - add a dummy clock for imx23/imx28/imx60 Signed-off-by: Robby Cai <R63905@freescale.com>
* ENGR00299746-1 ARM: dts: imx6sx: Add PWM supportRobby Cai2014-04-16
| | | | | | add PWM[1-4] support in imx6sx.dtsi Signed-off-by: Robby Cai <R63905@freescale.com>
* ENGR00300245 ARM: dts: imx6sx: add egalax support for sdb boardFugang Duan2014-04-16
| | | | | | | - Add egalax touch screen support for sdb board. - Correct i2c3 pinctrl. Signed-off-by: Fugang Duan <B38611@freescale.com>
* ENGR00292341 imx6sl hwrngDan Douglass2014-04-16
| | | | | | | | | | | | Add hwrng support for i.MX6SL. 1. Add RNG driver. This driver originated as fsl-rngc.c. It has been modified to support device tree. The name has been changed since it supports both b and c variants of RNG. 2. Added clock and compatible info to the device tree data. 3. Added the entry in the options in the Kconfig for hwrng. Signed-off-by: Dan Douglass <dan.douglass@freescale.com>
* ENGR00300036 ARM: dts: imx6sx: add fec support for sdb boardFugang Duan2014-04-16
| | | | | | Add fec support for imx6sx-sdb board. Signed-off-by: Fugang Duan <B38611@freescale.com>
* ENGR00299774 ARM: dts: imx6sx: add sdb board supportAnson Huang2014-04-16
| | | | | | Add i.MX6SX SDB board support. Signed-off-by: Anson Huang <b20788@freescale.com>
* ENGR00299756-3 ARM: imx6q: Add the clock route from external OSC to ESAI clockNicolin Chen2014-04-16
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch mainly adds the clock route from external 24.576MHz OSC to internal ESAI clock via analog clock2 PADs on the SoC and pll4 so that ESAI can get an entirely synchronous clock source against CS42888. [ 1, We found if using pll4 to generate a 24.576MHz from inernal 24.0MHz OSC, we would get noise during the audio playback via ESAI->CS42888 even though this generated clock's rate is equal to the external one statistically. It might be resulted from the tiny difference between two clock source, which might be crucial to the sensitive CODEC we use -- CS42888. So we here apply the old 3.0.35 way to feed ESAI the same clock source as CS42888. 2, Ideally, we should use bypass mode for pll4 since we only need to get the raw rate (24.576MHz) while currently bypass mode in clk-pllv3.c isn't entirely supported: The clock rate would be fixed to 24.0MHz if setting to bypass, which would cause child clock get an incorrect rate and the driver who uses the child clock fail to derive a needed clock rate, and it might be dangerous to involve the clk-pllv3.c driver to this fix. Thus we here apply 3.0.35 way provisionally. ] Expected result: anaclk2 0 1 24576000 lvds2_in 0 1 24576000 pll4_sel 0 1 24576000 pll4_audio 0 1 786432000 pll4_post_div 0 1 786432000 pll4_audio_div 0 1 786432000 esai_sel 0 1 786432000 esai_pred 0 1 98304000 esai_podf 0 1 24576000 esai 0 1 24576000 Acked-by: Wang Shengjiu <b02247@freescale.com> Signed-off-by: Nicolin Chen <Guangyu.Chen@freescale.com>
* ENGR00298052-6 ARM: dts: imx6qdl-sabresd: remove lvds_cabc_ctrlLiu Ying2014-04-16
| | | | | | | This patch removes the device tree node lvds_cabc_ctrl, since it is replaced by hannstar_cabc_lvds0 and hannstar_cabc_lvds1. Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
* ENGR00298052-5 ARM: dts: imx6qdl-sabresd: support Hannstar CABCLiu Ying2014-04-16
| | | | | | | | | This patch adds a device tree node for the Hannstar CABC function. We currently disable the CABC feature since it makes a panel's backlight unstable when display content varies considerably from time to time. Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
* ENGR00298052-4 ARM: dts: imx6qdl-sabreauto: support Hannstar CABCLiu Ying2014-04-16
| | | | | | | | | | | | This patch adds a device tree node for the Hannstar CABC function. The LVDS0 and LVDS1 interfaces of the i.MX6dql Sabreauto platform shares a control pin for the CABC function, but LVDS1's control wire is invalid for the unpopulated resistor R265 on the main board. We currently disable the CABC feature since it makes a panel's backlight unstable when display content varies considerably from time to time. Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
* ENGR00299327 ARM: dts: imx6sx-17x17-arm2: add i2c1-4 supportFugang Duan2014-04-16
| | | | | | | Add i2c1-4 support for imx6sx-17x17-arm2 platform. Signed-off-by: Fugang Duan <B38611@freescale.com> Signed-off-by: Dong Aisheng <b29396@freescale.com>
* ENGR00299323-14 ARM: dts: imx6sx-17x17-arm2: add enet1 and enet2 for i.MX6sx ↵Fugang Duan2014-04-16
| | | | | | | | arm2 board Enable enet1 and enet2 for imx6sx arm2 board support. Signed-off-by: Fugang Duan <B38611@freescale.com>
* ENGR00299323-12 ARM: dts: imx6sx: add fec nodes and iomux pin groupFugang Duan2014-04-16
| | | | | | | - Add enet1 and enet2 nodes. - Add enet iomux pin group for enet1 and enet2. Signed-off-by: Fugang Duan <B38611@freescale.com>
* ENGR00298524-5 ARM: dts: imx6sx: Add romcp moduleAnson Huang2014-04-16
| | | | | | Add ROMCP module and set it as syscon. Signed-off-by: Anson Huang <b20788@freescale.com>
* ENGR00298524-1 ARM: dts: imx6sx: Add i.mx6sx soc dts supportAnson Huang2014-04-16
| | | | | | | | Add i.MX6SX SOC and 17x17 arm2 board dts support, including necessary modules info. Signed-off-by: Anson Huang <b20788@freescale.com> Acked-by: Jason Liu
* ENGR00296547-2 ARM: dts: imx6qdl-sabreauto: add a new pinctrl for ECSPI1Huang Shijie2014-04-16
| | | | | | | | | The ECSPI1 needs the GPIO3_19 to select/de-select the SPI NOR chip. This patch adds a new pinctrl for this GPIO, and select this pinctrl when we enable the ECSPI1. Signed-off-by: Huang Shijie <b32955@freescale.com>
* ENGR00296547-1 ARM: dts: imx6qdl-sabreauto-ecspi: use the gpio5_4 to enable ↵Huang Shijie2014-04-16
| | | | | | | | | | the EIM_D18 The ECSPI needs the pin EIM_D18 which is controlled by the steering. So we have to configurate the EIM_A24 to GPIO, and select the GPIO to LOW status. Signed-off-by: Huang Shijie <b32955@freescale.com>
* ENGR00296510 ARM: dts: imx6qdl-sabreauto: use the gpio5_4 to enable the EIM_D18Huang Shijie2014-04-16
| | | | | | | | The WEIN NOR needs the pin EIM_D18 which is controlled by the steering. So we have to configurate the EIM_A24 to GPIO, and select the GPIO to LOW status. Signed-off-by: Huang Shijie <b32955@freescale.com>
* ENGR00295892-2: ARM: dts: imx6qdl-sabresd: add retain-state-suspended ↵Robin Gong2014-04-16
| | | | | | | | property in dts Add property "retain-state-suspended" in dts. Signed-off-by: Robin Gong <b38343@freescale.com>
* ENGR00295814 ARM: dts: imx6qdl: correct gpio key's active stateAnson Huang2014-04-16
| | | | | | | | | | From schematic, below GPIO keys' active state is low, so we need to set correct active state in dts. i.MX6Q/DL-SABRESD board: power, vol+ and vol-. i.MX6Q/DL-SABREAUTO board: home, back, prog, vol+ and vol-. Signed-off-by: Anson Huang <b20788@freescale.com>
* ENGR00295184-6 dts: imx6: enable sdio wakeup for corresponding boardsDong Aisheng2014-04-16
| | | | | | | | Enable the sdio wakeup capability for SDIO cards. Note: we do not enable it for sabresd usdhc4 since it has a solid eMMC card on it. Signed-off-by: Dong Aisheng <b29396@freescale.com>
* ENGR00295184-4 dts: imx6: enable keep power capability for corresponding boardsDong Aisheng2014-04-16
| | | | | | | All i.MX6 SabreAuto/SabreSD/EVK has the ability to keep card power during suspend. So add this capability for them. Signed-off-by: Dong Aisheng <b29396@freescale.com>
* ENGR00295184-2 dts: imx6qdl-sabreauto: use external vmmc for sd3 optionallyDong Aisheng2014-04-16
| | | | | | | | | | | | | | | | | | | | | | | | | | | SD3.0 cards require power cycle the card during suspend/resume, or the card re-enumeration after resume will fail to be identified as UHS card since the card is already working on 1.8v mode and refuse to ack the S18R request, thus, it will then work on normal high speed mode instead. We have to use external vmmc regulator to power cycle the card during suspend/resume to reset card signal voltage to 3.3v frist for the later 1.8v voltage switch. However, due to the sabreauto board limitation, we can not use external regulator to powere off card by default since the card power is shared with card detect pullup. Disabling the vmmc regulator will also shutdown the cd pullup which causes incorrect illusion of card exist. (e.g. plug out the card, mmc core wll think the card is exist since cd pin is low but it never can find the card) HW rework removing R695 and enable PAD internal pullup is needed to fix this isssue. User can manually open the mask of vmmc in dts to enable using external regulator if your board has done the rework as said above. Or by default we still do not power off card during suspend. Signed-off-by: Dong Aisheng <b29396@freescale.com>
* ENGR00293505 ARM: dtsi: imx6qdl-sabresd: Change disp id for mipi dsiLiu Ying2014-04-16
| | | | | | | | | | | | | | | | | | | | | | | | | | Currently, by default, we assign ipu display ports for the following 5 types of display devices on the imx6q sabresd platform in this way: ---------------------------------------- | | ipu | di | |----------------------------------------| | ldb channel0 | 1(0 for imx6dl) | 0 | |----------------------------------------| | ldb channel1 | 1(0 for imx6dl) | 1 | |----------------------------------------| | hdmi | 0 | 0 | |----------------------------------------| | mipi dsi | 0 | 0 | |----------------------------------------| | parallel output | 0 | 0 | ---------------------------------------- So, the ipu0 di1 display port is not used by any display device. This patch assigns this unused display port to mipi dsi by default. Acked-by: Robby Cai <R63905@freescale.com> Cc: Oliver Brown <oliver.brown@freescale.com> Cc: Sandor Yu <R01008@freescale.com> Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
* ENGR00294026-2 ARM: dts: imx: add viim device node in dtsRobin Gong2014-04-16
| | | | | | Enable viim device node in dts and enable in defconfig Signed-off-by: Robin Gong <b38343@freescale.com>
* ENGR00291282-3 ARM: imx6q-arm2-hsic: add usb hsic dtsPeter Chen2014-04-16
| | | | | | | | | Since hsic has pin conflict with ethernet, we disable ethernet at this dts. Besides, please make sure the line of data and strobe has unchanged between board boots up and hsic controller has benn enabled. Signed-off-by: Peter Chen <peter.chen@freescale.com>
* ENGR00291282-2 ARM: imx6: add more dts entries for hsic controllerPeter Chen2014-04-16
| | | | | | | | | - Add usbphy_nop, hsic uses nop phy driver - Add anatop phandle, hsic needs to access anatop register to change osc clock for different boards - Add phy_type, hsic needs to config PHY parameters at portsc Signed-off-by: Peter Chen <peter.chen@freescale.com>
* ENGR00292021-1 arm: dts: imx6sl-evk: Specify the IOMUX value of GPIO4_IO19Nicolin Chen2014-04-16
| | | | | | | | | | We are missing one pull-up resistor attached to GPIO4_IO19 on EVK board, thus use specific IOMUX value to pull up the GPIO4_IO19 by SoC itself. Otherwise, system like Android might not have the ability to determine whether the headphone is currently plugged into the jack. Acked-by: Wang Shengjiu <b02247@freescale.com> Signed-off-by: Nicolin Chen <b42378@freescale.com>
* ENGR00290496-1 ARM: imx6: Add charging led support on Sabresd boardRobin Gong2014-04-16
| | | | | | | Enable led lighting while the board in charging status. Implement it on Sabresd board. Signed-off-by: Robin Gong <b38343@freescale.com>
* ENGR00289885 [iMX6Q] Add Secure Memory and SECVIO support.Dan Douglass2014-04-16
| | | | | | | | | 1. Pull in secure memory support from 3.0.35 kernel. 2. Pull in SECVIO support from 3.0.35 kernel. 3. Make changes to support device tree. 4. Add device tree setting for SECVIO sources. Signed-off-by: Dan Douglass <b41520@freescale.com>
* ENGR00289643-2 ASoC: fsl: Add missing spba clock for esai and spdifNicolin Chen2014-04-16
| | | | | | | | Both esai and spdif are using SDMA script to transmit and receive data while the essential spba clock is missed in the current two drivers. Thus add them. Acked-by: Wang Shengjiu <b02247@freescale.com> Signed-off-by: Nicolin Chen <b42378@freescale.com>
* ENGR00289278 dts: imx6qdl-sabreauto: fix usdhc1 pin conflict with gpmiDong Aisheng2014-04-16
| | | | | | | | | The SD1 on sabreauto baseboard is conflict with gpmi nand. The conflict pins are DAT4~DAT7. Since the SD3 on cpu board already supports 8 bit bus width, we do not want add an extra dts file for it, so we disable 8 bit and use 4 bit width for this issue. Signed-off-by: Dong Aisheng <b29396@freescale.com>
* ENGR00288578-6 ARM: imx: add mxs phy controller idPeter Chen2014-04-16
| | | | | | We use to use controller id to access different register regions Signed-off-by: Peter Chen <peter.chen@freescale.com>
* ENGR00289037 dts: Remove hdcp ddc pin property in imx6qdl-sabresd.dtsiSandor Yu2014-04-16
| | | | | | | HDCP ddc pin property define in imx6q-sabresd-hdcp.dts, so remove the ddc pin preperty from imx6qdl-sabresd.dtsi. Signed-off-by: Sandor Yu <R01008@freescale.com>
* ENGR00264453 asoc: when codec probe failed, alsa return RETRY error.Shengjiu Wang2014-04-16
| | | | | | | | | | If there is no codec device, the machine driver will not register the card. then alsa will not return RETRY error. update the error handling for machine driver. Add for cs42888 and si476x. update dts file for sound-fm. Signed-off-by: Shengjiu Wang <b02247@freescale.com>
generated by cgit v1.2.2 (git 2.25.0) at 2025-04-09 00:07:51 -0400