aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/s390/char
diff options
context:
space:
mode:
authorMartin Schwidefsky <schwidefsky@de.ibm.com>2011-10-30 10:16:50 -0400
committerMartin Schwidefsky <schwidefsky@de.ibm.com>2011-10-30 10:16:43 -0400
commitb50511e41aa51a89b4176784a670582424bc7db6 (patch)
tree0ad1553c7f2431878310e590187ee59ccb4d8cab /drivers/s390/char
parentb6ef5bb3d93efb95ba855a628740375c2280a59e (diff)
[S390] cleanup psw related bits and pieces
Split out addressing mode bits from PSW_BASE_BITS, rename PSW_BASE_BITS to PSW_MASK_BASE, get rid of psw_user32_bits, remove unused function enabled_wait(), introduce PSW_MASK_USER, and drop PSW_MASK_MERGE macros. Change psw_kernel_bits / psw_user_bits to contain only the bits that are always set in the respective mode. Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
Diffstat (limited to 'drivers/s390/char')
-rw-r--r--drivers/s390/char/sclp_cmd.c4
-rw-r--r--drivers/s390/char/sclp_quiesce.c3
2 files changed, 4 insertions, 3 deletions
diff --git a/drivers/s390/char/sclp_cmd.c b/drivers/s390/char/sclp_cmd.c
index 837e010299a8..0b54a91f8dcd 100644
--- a/drivers/s390/char/sclp_cmd.c
+++ b/drivers/s390/char/sclp_cmd.c
@@ -61,8 +61,8 @@ static int __init sclp_cmd_sync_early(sclp_cmdw_t cmd, void *sccb)
61 rc = sclp_service_call(cmd, sccb); 61 rc = sclp_service_call(cmd, sccb);
62 if (rc) 62 if (rc)
63 goto out; 63 goto out;
64 __load_psw_mask(PSW_BASE_BITS | PSW_MASK_EXT | 64 __load_psw_mask(PSW_DEFAULT_KEY | PSW_MASK_BASE | PSW_MASK_EA |
65 PSW_MASK_WAIT | PSW_DEFAULT_KEY); 65 PSW_MASK_BA | PSW_MASK_EXT | PSW_MASK_WAIT);
66 local_irq_disable(); 66 local_irq_disable();
67out: 67out:
68 /* Contents of the sccb might have changed. */ 68 /* Contents of the sccb might have changed. */
diff --git a/drivers/s390/char/sclp_quiesce.c b/drivers/s390/char/sclp_quiesce.c
index a90a02c28d6a..87fc0ac11e67 100644
--- a/drivers/s390/char/sclp_quiesce.c
+++ b/drivers/s390/char/sclp_quiesce.c
@@ -30,7 +30,8 @@ static void do_machine_quiesce(void)
30 psw_t quiesce_psw; 30 psw_t quiesce_psw;
31 31
32 smp_send_stop(); 32 smp_send_stop();
33 quiesce_psw.mask = PSW_BASE_BITS | PSW_MASK_WAIT; 33 quiesce_psw.mask =
34 PSW_MASK_BASE | PSW_MASK_EA | PSW_MASK_BA | PSW_MASK_WAIT;
34 quiesce_psw.addr = 0xfff; 35 quiesce_psw.addr = 0xfff;
35 __load_psw(quiesce_psw); 36 __load_psw(quiesce_psw);
36} 37}