Merge branch 'drm-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/airlied/drm-2.6

* 'drm-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/airlied/drm-2.6: (50 commits)
  drm: include kernel list header file in hashtab header
  drm: Export hash table functionality.
  drm: Split out the mm declarations in a separate header. Add atomic operations.
  drm/radeon: add support for RV790.
  drm/radeon: add rv740 drm support.
  drm_calloc_large: check right size, check integer overflow, use GFP_ZERO
  drm: Eliminate magic I2C frobbing when reading EDID
  drm/i915: duplicate desired mode for use by fbcon.
  drm/via: vfree() no need checking before calling it
  drm: Replace DRM_DEBUG with DRM_DEBUG_DRIVER in i915 driver
  drm: Replace DRM_DEBUG with DRM_DEBUG_MODE in drm_mode
  drm/i915: Replace DRM_DEBUG with DRM_DEBUG_KMS in intel_sdvo
  drm/i915: replace DRM_DEBUG with DRM_DEBUG_KMS in intel_lvds
  drm: add separate drm debugging levels
  radeon: remove _DRM_DRIVER from the preadded sarea map
  drm: don't associate _DRM_DRIVER maps with a master
  drm: simplify kcalloc() call to kzalloc().
  intelfb: fix spelling of "CLOCK"
  drm: fix LOCK_TEST_WITH_RETURN macro
  drm/i915: Hook connector to encoder during load detection (fixes tv/vga detect)
  ...

1 files changed, 37 insertions, 5 deletions

diff --git a/drivers/gpu/drm/radeon/r600_cp.c b/drivers/gpu/drm/radeon/r600_cp.c
index bc9d09dfa8e7..146f3570af8e 100644
--- a/drivers/gpu/drm/radeon/r600_cp.c
+++ b/drivers/gpu/drm/radeon/r600_cp.c
@@ -478,26 +478,27 @@ static void r700_cp_load_microcode(drm_radeon_private_t *dev_priv)
 
         if (((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RV770)) {
                 RADEON_WRITE(R600_CP_PFP_UCODE_ADDR, 0);
-                DRM_INFO("Loading RV770 PFP Microcode\n");
+                DRM_INFO("Loading RV770/RV790 PFP Microcode\n");
                 for (i = 0; i < R700_PFP_UCODE_SIZE; i++)
                         RADEON_WRITE(R600_CP_PFP_UCODE_DATA, RV770_pfp_microcode[i]);
                 RADEON_WRITE(R600_CP_PFP_UCODE_ADDR, 0);
 
                 RADEON_WRITE(R600_CP_ME_RAM_WADDR, 0);
-                DRM_INFO("Loading RV770 CP Microcode\n");
+                DRM_INFO("Loading RV770/RV790 CP Microcode\n");
                 for (i = 0; i < R700_PM4_UCODE_SIZE; i++)
                         RADEON_WRITE(R600_CP_ME_RAM_DATA, RV770_cp_microcode[i]);
                 RADEON_WRITE(R600_CP_ME_RAM_WADDR, 0);
 
-        } else if (((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RV730)) {
+        } else if (((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RV730) ||
+                   ((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RV740)) {
                 RADEON_WRITE(R600_CP_PFP_UCODE_ADDR, 0);
-                DRM_INFO("Loading RV730 PFP Microcode\n");
+                DRM_INFO("Loading RV730/RV740 PFP Microcode\n");
                 for (i = 0; i < R700_PFP_UCODE_SIZE; i++)
                         RADEON_WRITE(R600_CP_PFP_UCODE_DATA, RV730_pfp_microcode[i]);
                 RADEON_WRITE(R600_CP_PFP_UCODE_ADDR, 0);
 
                 RADEON_WRITE(R600_CP_ME_RAM_WADDR, 0);
-                DRM_INFO("Loading RV730 CP Microcode\n");
+                DRM_INFO("Loading RV730/RV740 CP Microcode\n");
                 for (i = 0; i < R700_PM4_UCODE_SIZE; i++)
                         RADEON_WRITE(R600_CP_ME_RAM_DATA, RV730_cp_microcode[i]);
                 RADEON_WRITE(R600_CP_ME_RAM_WADDR, 0);
@@ -1324,6 +1325,10 @@ static void r700_gfx_init(struct drm_device *dev,
                 dev_priv->r700_sc_prim_fifo_size = 0xf9;
                 dev_priv->r700_sc_hiz_tile_fifo_size = 0x30;
                 dev_priv->r700_sc_earlyz_tile_fifo_fize = 0x130;
+                if (dev_priv->r600_sx_max_export_pos_size > 16) {
+                        dev_priv->r600_sx_max_export_pos_size -= 16;
+                        dev_priv->r600_sx_max_export_smx_size += 16;
+                }
                 break;
         case CHIP_RV710:
                 dev_priv->r600_max_pipes = 2;
@@ -1345,6 +1350,31 @@ static void r700_gfx_init(struct drm_device *dev,
                 dev_priv->r700_sc_hiz_tile_fifo_size = 0x30;
                 dev_priv->r700_sc_earlyz_tile_fifo_fize = 0x130;
                 break;
+        case CHIP_RV740:
+                dev_priv->r600_max_pipes = 4;
+                dev_priv->r600_max_tile_pipes = 4;
+                dev_priv->r600_max_simds = 8;
+                dev_priv->r600_max_backends = 4;
+                dev_priv->r600_max_gprs = 256;
+                dev_priv->r600_max_threads = 248;
+                dev_priv->r600_max_stack_entries = 512;
+                dev_priv->r600_max_hw_contexts = 8;
+                dev_priv->r600_max_gs_threads = 16 * 2;
+                dev_priv->r600_sx_max_export_size = 256;
+                dev_priv->r600_sx_max_export_pos_size = 32;
+                dev_priv->r600_sx_max_export_smx_size = 224;
+                dev_priv->r600_sq_num_cf_insts = 2;
+
+                dev_priv->r700_sx_num_of_sets = 7;
+                dev_priv->r700_sc_prim_fifo_size = 0x100;
+                dev_priv->r700_sc_hiz_tile_fifo_size = 0x30;
+                dev_priv->r700_sc_earlyz_tile_fifo_fize = 0x130;
+
+                if (dev_priv->r600_sx_max_export_pos_size > 16) {
+                        dev_priv->r600_sx_max_export_pos_size -= 16;
+                        dev_priv->r600_sx_max_export_smx_size += 16;
+                }
+                break;
         default:
                 break;
         }
@@ -1493,6 +1523,7 @@ static void r700_gfx_init(struct drm_device *dev,
                 break;
         case CHIP_RV730:
         case CHIP_RV710:
+        case CHIP_RV740:
         default:
                 sq_ms_fifo_sizes |= R600_FETCH_FIFO_HIWATER(0x4);
                 break;
@@ -1569,6 +1600,7 @@ static void r700_gfx_init(struct drm_device *dev,
         switch (dev_priv->flags & RADEON_FAMILY_MASK) {
         case CHIP_RV770:
         case CHIP_RV730:
+        case CHIP_RV740:
                 gs_prim_buffer_depth = 384;
                 break;
         case CHIP_RV710: