diff options
| author | Dirk Behme <dirk.behme@de.bosch.com> | 2013-04-26 04:13:55 -0400 |
|---|---|---|
| committer | Nitin Garg <nitin.garg@freescale.com> | 2014-04-16 09:00:37 -0400 |
| commit | 826edf62da96ea813656708cdb0e3cb4be453618 (patch) | |
| tree | b7789cebd1d15cba5366a68400361dae23b5b38a /arch | |
| parent | 8f6d7aa8841cca9fdc903845aa012660c35fa2c5 (diff) | |
ARM: dts: i.MX6: configure L2 cache data and tag latency
Commit 5a5ca56e057d206db13461b84a7da3a3543e1206 upstream.
Configure the data and tag latency for the L2 cache. This improves the
system performance.
This configuration is taken from Freescale's kernel patch
"ENGR00153601 [MX6]Adjust L2 cache parameter" [1]
which does
writel(0x132, IO_ADDRESS(L2_BASE_ADDR + L2X0_TAG_LATENCY_CTRL));
writel(0x132, IO_ADDRESS(L2_BASE_ADDR + L2X0_DATA_LATENCY_CTRL));
In this patch we are doing the same via the device tree.
Signed-off-by: Dirk Behme <dirk.behme@de.bosch.com>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
Signed-off-by: Shawn Guo <shawn.guo@freescale.com>
[1] http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/commit/arch/arm/mach-mx6/mm.c?h=imx_3.0.35_12.09.01&id=814656410b40c67a10b25300e51b0477b2bb96d1
Diffstat (limited to 'arch')
| -rw-r--r-- | arch/arm/boot/dts/imx6qdl.dtsi | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/imx6qdl.dtsi b/arch/arm/boot/dts/imx6qdl.dtsi index 9e8296e4c343..fd7cc6d18f36 100644 --- a/arch/arm/boot/dts/imx6qdl.dtsi +++ b/arch/arm/boot/dts/imx6qdl.dtsi | |||
| @@ -106,6 +106,8 @@ | |||
| 106 | interrupts = <0 92 0x04>; | 106 | interrupts = <0 92 0x04>; |
| 107 | cache-unified; | 107 | cache-unified; |
| 108 | cache-level = <2>; | 108 | cache-level = <2>; |
| 109 | arm,tag-latency = <4 2 3>; | ||
| 110 | arm,data-latency = <4 2 3>; | ||
| 109 | }; | 111 | }; |
| 110 | 112 | ||
| 111 | pmu { | 113 | pmu { |