aboutsummaryrefslogtreecommitdiffstats
path: root/arch/blackfin/mach-bf533/boards/stamp.c
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2010-11-24 04:23:04 -0500
committerMike Frysinger <vapier@gentoo.org>2011-01-10 07:18:25 -0500
commita8b19886097032df38bd521cece4bc538fee2266 (patch)
tree809dcbca521633280190621a70ae799532704fee /arch/blackfin/mach-bf533/boards/stamp.c
parent3ea9f2bf5a3b91ba18af9f25bfc9a32677ea47d8 (diff)
Blackfin: boards: add missing "static" to peripheral lists
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Diffstat (limited to 'arch/blackfin/mach-bf533/boards/stamp.c')
-rw-r--r--arch/blackfin/mach-bf533/boards/stamp.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/arch/blackfin/mach-bf533/boards/stamp.c b/arch/blackfin/mach-bf533/boards/stamp.c
index b44c6c25fded..43224ef00b8c 100644
--- a/arch/blackfin/mach-bf533/boards/stamp.c
+++ b/arch/blackfin/mach-bf533/boards/stamp.c
@@ -353,7 +353,7 @@ static struct resource bfin_uart0_resources[] = {
353 }, 353 },
354}; 354};
355 355
356unsigned short bfin_uart0_peripherals[] = { 356static unsigned short bfin_uart0_peripherals[] = {
357 P_UART0_TX, P_UART0_RX, 0 357 P_UART0_TX, P_UART0_RX, 0
358}; 358};
359 359
@@ -418,7 +418,7 @@ static struct resource bfin_sport0_uart_resources[] = {
418 }, 418 },
419}; 419};
420 420
421unsigned short bfin_sport0_peripherals[] = { 421static unsigned short bfin_sport0_peripherals[] = {
422 P_SPORT0_TFS, P_SPORT0_DTPRI, P_SPORT0_TSCLK, P_SPORT0_RFS, 422 P_SPORT0_TFS, P_SPORT0_DTPRI, P_SPORT0_TSCLK, P_SPORT0_RFS,
423 P_SPORT0_DRPRI, P_SPORT0_RSCLK, 0 423 P_SPORT0_DRPRI, P_SPORT0_RSCLK, 0
424}; 424};
@@ -452,7 +452,7 @@ static struct resource bfin_sport1_uart_resources[] = {
452 }, 452 },
453}; 453};
454 454
455unsigned short bfin_sport1_peripherals[] = { 455static unsigned short bfin_sport1_peripherals[] = {
456 P_SPORT1_TFS, P_SPORT1_DTPRI, P_SPORT1_TSCLK, P_SPORT1_RFS, 456 P_SPORT1_TFS, P_SPORT1_DTPRI, P_SPORT1_TSCLK, P_SPORT1_RFS,
457 P_SPORT1_DRPRI, P_SPORT1_RSCLK, 0 457 P_SPORT1_DRPRI, P_SPORT1_RSCLK, 0
458}; 458};