aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-omap1/clock_data.c
diff options
context:
space:
mode:
authorJanusz Krzysztofik <jkrzyszt@tis.icnet.pl>2011-12-04 10:07:47 -0500
committerTony Lindgren <tony@atomide.com>2011-12-08 21:02:28 -0500
commitc116abc43df9ce3ebe5fbf2fbd6ae2edd6a9bd87 (patch)
tree192d5179faf468851e1782273a788d275e0c8213 /arch/arm/mach-omap1/clock_data.c
parentf9e5908fa04e15a681dc4695b53c2c0c1d9b9a03 (diff)
ARM: OMAP1: Always reprogram dpll1 rate at boot
DPLL1 reprogramming to a different rate is actually blocked inside omap1_select_table_rate(). However, it is already forced at boot, for boards which boot at unusable clock rates, and this seems to work correctly. OTOH, we now have a fine, run time performed clock selection algorithm implemented, which prevents less powerfull SoCs from being overclocked unintentionally. Allow reprogramming of dpll1 by default, and use it for switching to the higest supported clock rate with all boards, including those already booting at a usable rate of 60 MHz or above. Created against linux-omap/master tip as of Thu Dec 1, commit f83c2a8cbb59981722d1ab610c79adfd034a2667. Requires the just submitted patch "ARM: OMAP1: Move dpll1 rates selection from config to runtime" to prevent from unintentional overclocking. Tested on Amstrad Delta. Signed-off-by: Janusz Krzysztofik <jkrzyszt@tis.icnet.pl> Signed-off-by: Tony Lindgren <tony@atomide.com>
Diffstat (limited to 'arch/arm/mach-omap1/clock_data.c')
-rw-r--r--arch/arm/mach-omap1/clock_data.c6
1 files changed, 0 insertions, 6 deletions
diff --git a/arch/arm/mach-omap1/clock_data.c b/arch/arm/mach-omap1/clock_data.c
index 9d1a42a5afd8..94699a82a734 100644
--- a/arch/arm/mach-omap1/clock_data.c
+++ b/arch/arm/mach-omap1/clock_data.c
@@ -936,12 +936,6 @@ void __init omap1_clk_late_init(void)
936{ 936{
937 unsigned long rate = ck_dpll1.rate; 937 unsigned long rate = ck_dpll1.rate;
938 938
939 if (rate >= OMAP1_DPLL1_SANE_VALUE)
940 return;
941
942 /* System booting at unusable rate, force reprogramming of DPLL1 */
943 ck_dpll1_p->rate = 0;
944
945 /* Find the highest supported frequency and enable it */ 939 /* Find the highest supported frequency and enable it */
946 if (omap1_select_table_rate(&virtual_ck_mpu, ~0)) { 940 if (omap1_select_table_rate(&virtual_ck_mpu, ~0)) {
947 pr_err("System frequencies not set, using default. Check your config.\n"); 941 pr_err("System frequencies not set, using default. Check your config.\n");