diff options
| author | Shawn Guo <shawn.guo@linaro.org> | 2013-07-11 21:07:14 -0400 |
|---|---|---|
| committer | Nitin Garg <nitin.garg@freescale.com> | 2014-04-16 09:00:38 -0400 |
| commit | b14f226cc9d4abcb5e3f097fecb6ccfdb2ee8e03 (patch) | |
| tree | f23104a5bdcb82f4e752681bfd8d03df472207c3 /arch/arm/boot/dts/imx6qdl-sabresd.dtsi | |
| parent | ada14d1c9627f564cf5ecc030502720c02e88eb2 (diff) | |
ARM: dts: imx: share pad macro names between imx6q and imx6dl
The imx6q and imx6dl are two pin-to-pin compatible SoCs. The same board
design can work with either chip plugged into the socket, e.g. sabresd
and sabreauto boards.
We currently define pin groups in imx6q.dtsi and imx6dl.dtsi
respectively because the pad macro names are different between two
chips. This brings a maintenance burden on having the same label point
to the same pin group defined in two places.
The patch replaces prefix MX6Q_ and MX6DL_ with MX6QDL_ for both SoCs
pad macro names. Then the pin groups becomes completely common between
imx6q and imx6dl and can just be moved into imx6qdl.dtsi, so that the
long term maintenance of imx6q/dt pin settings becomes easier.
Unfortunately, the change brings some dramatic diff stat, but it's all
about DTS file, and the ultimate net diff stat is good.
Signed-off-by: Shawn Guo <shawn.guo@freescale.com>
Diffstat (limited to 'arch/arm/boot/dts/imx6qdl-sabresd.dtsi')
| -rw-r--r-- | arch/arm/boot/dts/imx6qdl-sabresd.dtsi | 18 |
1 files changed, 18 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/imx6qdl-sabresd.dtsi b/arch/arm/boot/dts/imx6qdl-sabresd.dtsi index e21f6a89cf0f..0b8bb5541a15 100644 --- a/arch/arm/boot/dts/imx6qdl-sabresd.dtsi +++ b/arch/arm/boot/dts/imx6qdl-sabresd.dtsi | |||
| @@ -52,6 +52,24 @@ | |||
| 52 | status = "okay"; | 52 | status = "okay"; |
| 53 | }; | 53 | }; |
| 54 | 54 | ||
| 55 | &iomuxc { | ||
| 56 | pinctrl-names = "default"; | ||
| 57 | pinctrl-0 = <&pinctrl_hog>; | ||
| 58 | |||
| 59 | hog { | ||
| 60 | pinctrl_hog: hoggrp { | ||
| 61 | fsl,pins = < | ||
| 62 | MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x80000000 | ||
| 63 | MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x80000000 | ||
| 64 | MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x80000000 | ||
| 65 | MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x80000000 | ||
| 66 | MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x80000000 | ||
| 67 | MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x80000000 | ||
| 68 | >; | ||
| 69 | }; | ||
| 70 | }; | ||
| 71 | }; | ||
| 72 | |||
| 55 | &uart1 { | 73 | &uart1 { |
| 56 | pinctrl-names = "default"; | 74 | pinctrl-names = "default"; |
| 57 | pinctrl-0 = <&pinctrl_uart1_1>; | 75 | pinctrl-0 = <&pinctrl_uart1_1>; |