aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/tegra/clk.h
Commit message (Expand)AuthorAge
* clk: tegra: Initialize UTMI PLL when enabling PLLUAndrew Bresticker2016-06-30
* clk: tegra: Fix pllre Tegra210 and add pll_re_out1Rhyland Klein2016-04-28
* clk: tegra: Add fixed factor peripheral clock typeThierry Reding2016-04-28
* clk: tegra: Constify peripheral clock registersThierry Reding2016-04-28
* clk: tegra: Add support for Tegra210 clocksRhyland Klein2015-12-17
* clk: tegra: Add Super Gen5 LogicBill Huang2015-12-17
* clk: tegra: pll: Add logic for SSBill Huang2015-12-17
* clk: tegra: pll: Add dyn_ramp callbackRhyland Klein2015-12-17
* clk: tegra: pll: Add Set_default logicBill Huang2015-12-17
* clk: tegra: pll: Adjust vco_min if SDM presentBill Huang2015-12-17
* clk: tegra: pll: Add support for PLLMB for Tegra210Rhyland Klein2015-12-17
* clk: tegra: pll: Add specialized logic for Tegra210Rhyland Klein2015-12-17
* clk: tegra: pll: Add code to handle if resets are supported by PLLBill Huang2015-11-20
* clk: tegra: pll: Add logic for out-of-table rates for T210Rhyland Klein2015-11-20
* clk: tegra: pll: Add logic for handling SDM dataRhyland Klein2015-11-20
* clk: tegra: pll: Change misc_reg count from 3 to 6Bill Huang2015-11-20
* clk: tegra: pll: Add tegra_pll_wait_for_lock to clk headerRhyland Klein2015-11-20
* clk: tegra: Constify pdiv-to-hw mappingsThierry Reding2015-11-20
* clk: tegra: Modify tegra_audio_clk_init to accept more pllsRhyland Klein2015-10-20
* clk: tegra: Update struct tegra_clk_pll_params kerneldocThierry Reding2015-10-20
* clk: tegra: Fix comments for structure definitionsRhyland Klein2015-10-20
* clk: tegra: Introduce ability for SoC-specific reset control callbacksMikko Perttunen2015-07-16
* clk: tegra: EMC clock driver depends on EMC driverThierry Reding2015-05-13
* clk: tegra: Add EMC clock driverMikko Perttunen2015-05-13
* clk: tegra: Model oscillator as clockThierry Reding2015-04-10
* clk: tegra: Fix typo tabel -> tableThierry Reding2015-04-10
* clk: tegra: Implement memory-controller clockThierry Reding2014-11-26
* clk: tegra: remove legacy reset APIsStephen Warren2013-12-11
* clk: tegra: implement a reset driverStephen Warren2013-12-11
* clk: tegra: add TEGRA_PERIPH_NO_GATEPeter De Schrijver2013-11-26
* clk: tegra: add locking to periph clksPeter De Schrijver2013-11-26
* clk: tegra: Add support for PLLSSPeter De Schrijver2013-11-26
* clk: tegra: introduce common gen4 super clockPeter De Schrijver2013-11-26
* clk: tegra: move PMC, fixed clocks to common filesPeter De Schrijver2013-11-26
* clk: tegra: move periph clocks to common filePeter De Schrijver2013-11-26
* clk: tegra: move audio clk to common filePeter De Schrijver2013-11-26
* clk: tegra: add clkdev registration infraPeter De Schrijver2013-11-26
* clk: tegra: add common infra for DT clocksPeter De Schrijver2013-11-26
* clk: tegra: move fields to tegra_clk_pll_paramsPeter De Schrijver2013-11-26
* clk: tegra: Add TEGRA_PERIPH_NO_DIV flagPeter De Schrijver2013-11-26
* clk: tegra: common periph_clk_enb_refcnt and clksPeter De Schrijver2013-11-26
* clk: tegra: simplify periph clock dataPeter De Schrijver2013-11-26
* clk: tegra: T114: add DFLL DVCO reset controlPaul Walmsley2013-06-18
* clk: tegra: T114: add FCPU clock shaper programming, needed by the DFLLPaul Walmsley2013-06-18
* clk: tegra: Add fields for override bitsPeter De Schrijver2013-06-11
* clk: tegra: allow PLL m,n,p init from SoC filesPeter De Schrijver2013-06-11
* clk: tegra: Use common of_clk_init functionPrashant Gaikwad2013-05-31
* clk: tegra: devicetree match for nvidia,tegra114-carPeter De Schrijver2013-04-04
* clk: tegra: Workaround for Tegra114 MSENC problemPeter De Schrijver2013-04-04
* clk: tegra: Add flags to tegra_clk_periph()Peter De Schrijver2013-04-04
generated by cgit v1.2.2 (git 2.25.0) at 2025-03-13 21:39:26 -0400