aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/rockchip/clk-rk3228.c
Commit message (Expand)AuthorAge
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 157Thomas Gleixner2019-05-30
* clk: Remove io.h from clk-provider.hStephen Boyd2019-05-15
* clk: rockchip: Fix wrong parent for SDMMC phase clock for rk3228Shawn Lin2018-03-23
* clk: rockchip: add rk3228 SCLK_SDIO_SRC clk idElaine Zhang2017-08-21
* clk: rockchip: mark noc and some special clk as critical on rk3228Elaine Zhang2017-06-02
* clk: rockchip: export more rk3228 clocks idsElaine Zhang2017-06-02
* clk: rockchip: fix up the RK3228 clk cpu setting tableElaine Zhang2017-05-17
* clk: rockchip: export rk3228 MAC clocksXing Zheng2016-06-30
* clk: rockchip: rename rk3228 sclk_macphy_50m to sclk_mac_extclkXing Zheng2016-06-30
* clk: rockchip: export rk3228 audio clocksXing Zheng2016-06-30
* clk: rockchip: include rk3228 downstream muxes into fractional dividersXing Zheng2016-06-30
* clk: rockchip: fix incorrect rk3228 clock registersXing Zheng2016-06-21
* clk: rockchip: release io resource when failing to init clkShawn Lin2016-03-27
* clk: rockchip: Add support for multiple clock providersXing Zheng2016-03-27
* clk: rockchip: allow varying mux parameters for cpuclk pll-sourcesXing Zheng2016-03-27
* clk: rockchip: set the clock ids for RK3228 HDMIYakir Yang2016-02-25
* clk: rockchip: set the clock ids for RK3228 VOPYakir Yang2016-02-25
* clk: rockchip: add the tsadc clocks found on rk3228 SoCsCaesar Wang2016-02-25
* clk: rockchip: convert manually created factor clocks to the new typeHeiko Stuebner2016-02-04
* clk: rockchip: fix wrong mmc phase shift for rk3228Shawn Lin2016-01-28
* clk: rockchip: only enter pll slow-mode directly before reboots on rk3288Heiko Stuebner2015-12-20
* clk: rockchip: add clock controller for rk3228Jeffy Chen2015-12-12
generated by cgit v1.2.2 (git 2.25.0) at 2025-08-27 02:02:07 -0400