aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/pistachio
Commit message (Expand)AuthorAge
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 422Thomas Gleixner2019-06-05
* treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner2019-05-21
* clk: pistachio: constify clk_ops structuresJulia Lawall2018-11-06
* clk: pistachio: correct critical clock listDamien.Horsley2015-08-26
* clk: pistachio: Fix PLL rate calculation in integer modeZdenko Pulitika2015-08-26
* clk: pistachio: Fix override of clk-pll settings from boot loaderZdenko Pulitika2015-08-26
* clk: pistachio: Fix 32bit integer overflowsZdenko Pulitika2015-08-26
* clk: Convert __clk_get_name(hw->clk) to clk_hw_get_name(hw)Stephen Boyd2015-08-24
* clk: pistachio: Include clk.hStephen Boyd2015-07-20
* clk: pistachio: Add sanity checks on PLL configurationKevin Cernekee2015-06-04
* clk: pistachio: Lock the PLL when enabled upon rate changeEzequiel Garcia2015-06-04
* clk: pistachio: Add a pll_lock() helper for clarityEzequiel Garcia2015-06-04
* CLK: Pistachio: Register external clock gatesAndrew Bresticker2015-03-31
* CLK: Pistachio: Register system interface gate clocksAndrew Bresticker2015-03-31
* CLK: Pistachio: Register peripheral clocksAndrew Bresticker2015-03-31
* CLK: Pistachio: Register core clocksAndrew Bresticker2015-03-31
* CLK: Pistachio: Add PLL driverAndrew Bresticker2015-03-31
* CLK: Add basic infrastructure for Pistachio clocksAndrew Bresticker2015-03-31
generated by cgit v1.2.2 (git 2.25.0) at 2025-04-24 11:57:25 -0400