aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/meson/meson8b.h
Commit message (Expand)AuthorAge
* clk: meson: clk-pll: remove od parametersJerome Brunet2018-09-26
* clk: meson: use SPDX license identifiers consistentlyJerome Brunet2018-05-18
* clk: meson: meson8b: add support for the NAND clocksMartin Blumenstingl2018-05-15
* clk: meson: add fdiv clock gatesJerome Brunet2018-03-13
* clk: meson: add mpll pre-dividerJerome Brunet2018-03-13
* clk: meson: rework meson8b cpu clockJerome Brunet2018-03-13
* clk: meson: split divider and gate part of mpllJerome Brunet2018-03-13
* clk: meson: meson8b: register the built-in reset controllerMartin Blumenstingl2017-08-04
* clk: meson8b: expose every clock in the bindingsJerome Brunet2017-08-04
* clk: meson8b: export the ethernet gate clockMartin Blumenstingl2017-06-12
* clk: meson8b: export the USB clocksMartin Blumenstingl2017-06-12
* clk: meson8b: export the gate clock for the HW random number generatorMartin Blumenstingl2017-06-12
* clk: meson8b: export the SDIO clockMartin Blumenstingl2017-06-12
* clk: meson8b: export the SAR ADC clocksMartin Blumenstingl2017-06-12
* clk: meson8b: add the mplls clocks 0, 1 and 2Jerome Brunet2017-03-27
* meson: clk: Add support for clock gatesAlexander Müller2016-09-01
* clk: meson: Copy meson8b CLKID defines to private header fileAlexander Müller2016-09-01
* meson: clk: Rename register names according to Amlogic datasheetAlexander Müller2016-09-01
* meson: clk: Move register definitions to meson8b.hAlexander Müller2016-09-01
generated by cgit v1.2.2 (git 2.25.0) at 2025-08-13 18:15:19 -0400