index
:
litmus-rt-ext-res.git
5.4-EXT-RES
EXT-RES
WIP
budgeting
forbidden-zones
omlp
update_litmus_2019
LITMUS^RT with extended reservations for Forbidden Zones paper @ RTAS'20
Zelin Tong
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
riscv
Commit message (
Expand
)
Author
Age
*
RISC-V: Add PCIe I/O BAR memory mapping
Yash Shah
2019-10-28
*
riscv: for C functions called only from assembly, mark with __visible
Paul Walmsley
2019-10-28
*
riscv: fp: add missing __user pointer annotations
Paul Walmsley
2019-10-28
*
riscv: add missing header file includes
Paul Walmsley
2019-10-28
*
riscv: mark some code and data as file-static
Paul Walmsley
2019-10-28
*
riscv: init: merge split string literals in preprocessor directive
Paul Walmsley
2019-10-28
*
riscv: add prototypes for assembly language functions from head.S
Paul Walmsley
2019-10-28
*
riscv: cleanup do_trap_break
Christoph Hellwig
2019-10-25
*
riscv: cleanup <asm/bug.h>
Christoph Hellwig
2019-10-23
*
riscv: Fix undefined reference to vmemmap_populate_basepages
Kefeng Wang
2019-10-23
*
riscv: Fix implicit declaration of 'page_to_section'
Kefeng Wang
2019-10-23
*
riscv: fix fs/proc/kcore.c compilation with sparsemem enabled
David Abdurachmanov
2019-10-23
*
RISC-V: fix virtual address overlapped in FIXADDR_START and VMEMMAP_START
Greentime Hu
2019-10-16
*
riscv: tlbflush: remove confusing comment on local_flush_tlb_all()
Paul Walmsley
2019-10-14
*
riscv: dts: HiFive Unleashed: add default chosen/stdout-path
Paul Walmsley
2019-10-14
*
riscv: remove the switch statement in do_trap_break()
Vincent Chen
2019-10-14
*
RISC-V: entry: Remove unneeded need_resched() loop
Valentin Schneider
2019-10-09
*
riscv: Correct the handling of unexpected ebreak in do_trap_break()
Vincent Chen
2019-10-07
*
riscv: avoid sending a SIGTRAP to a user thread trapped in WARN()
Vincent Chen
2019-10-07
*
riscv: avoid kernel hangs when trapped in BUG()
Vincent Chen
2019-10-07
*
riscv: Fix memblock reservation for device tree blob
Albert Ou
2019-10-01
*
RISC-V: Clear load reservations while restoring hart contexts
Palmer Dabbelt
2019-10-01
*
Merge tag 'riscv/for-v5.4-rc1-b' of git://git.kernel.org/pub/scm/linux/kernel...
Linus Torvalds
2019-09-27
|
\
|
*
riscv: Avoid interrupts being erroneously enabled in handle_exception()
Vincent Chen
2019-09-20
|
*
riscv: dts: sifive: Drop "clock-frequency" property of cpu nodes
Bin Meng
2019-09-20
|
*
riscv: dts: sifive: Add ethernet0 to the aliases node
Bin Meng
2019-09-20
|
*
RISC-V: Export kernel symbols for kvm
Atish Patra
2019-09-20
|
*
arch/riscv: disable excess harts before picking main boot hart
Xiang Wang
2019-09-20
|
*
RISC-V: Enable VIRTIO drivers in RV64 and RV32 defconfig
Anup Patel
2019-09-19
|
*
RISC-V: Fix building error when CONFIG_SPARSEMEM_MANUAL=y
Greentime Hu
2019-09-19
|
*
riscv: dts: Add DT support for SiFive FU540 PWM driver
Yash Shah
2019-09-19
*
|
mm: treewide: clarify pgtable_page_{ctor,dtor}() naming
Mark Rutland
2019-09-26
*
|
riscv: make mmap allocation top-down by default
Alexandre Ghiti
2019-09-24
*
|
mm: consolidate pgtable_cache_init() and pgd_cache_init()
Mike Rapoport
2019-09-24
*
|
mm: remove quicklist page table caches
Nicholas Piggin
2019-09-24
*
|
Merge tag 'kbuild-v5.4' of git://git.kernel.org/pub/scm/linux/kernel/git/masa...
Linus Torvalds
2019-09-20
|
\
\
|
|
/
|
/
|
|
*
kbuild: add CONFIG_ASM_MODVERSIONS
Masahiro Yamada
2019-08-21
|
*
kbuild: rebuild modules when module linker scripts are updated
Masahiro Yamada
2019-08-21
*
|
Merge tag 'riscv/for-v5.4-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...
Linus Torvalds
2019-09-16
|
\
\
|
*
|
riscv: move the TLB flush logic out of line
Christoph Hellwig
2019-09-05
|
*
|
riscv: don't use the rdtime(h) pseudo-instructions
Christoph Hellwig
2019-09-05
|
*
|
riscv: cleanup riscv_cpuid_to_hartid_mask
Christoph Hellwig
2019-09-05
|
*
|
riscv: optimize send_ipi_single
Christoph Hellwig
2019-09-05
|
*
|
riscv: cleanup send_ipi_mask
Christoph Hellwig
2019-09-05
|
*
|
riscv: refactor the IPI code
Christoph Hellwig
2019-09-05
|
*
|
riscv: Add support for perf registers sampling
Mao Han
2019-09-05
|
*
|
riscv: Add perf callchain support
Mao Han
2019-09-04
|
*
|
riscv: add arch/riscv/Kbuild
Masahiro Yamada
2019-08-30
|
*
|
RISC-V: Implement sparsemem
Logan Gunthorpe
2019-08-30
|
*
|
riscv: Using CSR numbers to access CSRs
Bin Meng
2019-08-30
[next]