aboutsummaryrefslogtreecommitdiffstats
path: root/arch/riscv/lib
Commit message (Expand)AuthorAge
* riscv: Using CSR numbers to access CSRsBin Meng2019-08-30
* RISC-V: Remove udivdi3Palmer Dabbelt2019-08-08
* riscv: delay: use do_div() instead of __udivdi3()Paul Walmsley2019-08-08
* Merge tag 'riscv-for-v5.2/fixes-rc6' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2019-06-17
|\
| * riscv: Fix udelay in RV32.Nick Hu2019-06-11
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner2019-06-05
* | treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner2019-05-21
|/
* RISC-V: lib: minor asm cleanupOlof Johansson2018-12-21
* RISC-V: lib: Fix build error for 64-bitOlof Johansson2018-11-12
* RISC-V: Build tishift only on 64-bitZong Li2018-10-22
* RISC-V: implement __lshrti3.Alex Guo2018-08-13
* RISC-V: Make our port sparse-cleanPalmer Dabbelt2018-06-11
|\
| * riscv: split the declaration of __copy_userLuc Van Oostenryck2018-06-09
* | riscv: Fix the bug in memory access fixup codeAlan Kao2018-06-04
|/
* RISC-V: Export some expected symbols for modulesOlof Johansson2017-11-30
* RISC-V: Build InfrastructurePalmer Dabbelt2017-09-26
* RISC-V: Device, timer, IRQs, and the SBIPalmer Dabbelt2017-09-26
* RISC-V: Generic library routines and assemblyPalmer Dabbelt2017-09-26
generated by cgit v1.2.2 (git 2.25.0) at 2025-04-20 03:28:27 -0400