aboutsummaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel
Commit message (Expand)AuthorAge
* RISC-V: Silence some module warnings on 32-bitOlof Johansson2018-11-12
* RISC-V: properly determine hardware capsAndreas Schwab2018-10-31
* RISC-V: SMP cleanup and new featuresPalmer Dabbelt2018-10-22
|\
| * RISC-V: Show IPI statsAnup Patel2018-10-22
| * RISC-V: Show CPU ID and Hart ID separately in /proc/cpuinfoAnup Patel2018-10-22
| * RISC-V: Use Linux logical CPU number instead of hartidAtish Patra2018-10-22
| * RISC-V: Add logical CPU indexing for RISC-VAtish Patra2018-10-22
| * RISC-V: Use WRITE_ONCE instead of direct accessAtish Patra2018-10-22
| * RISC-V: Use mmgrab()Palmer Dabbelt2018-10-22
| * RISC-V: Rename im_okay_therefore_i_am to found_boot_cpuPalmer Dabbelt2018-10-22
| * RISC-V: Rename riscv_of_processor_hart to riscv_of_processor_hartidPalmer Dabbelt2018-10-22
| * RISC-V: Disable preemption before enabling interruptsAtish Patra2018-10-22
| * RISC-V: Comment on the TLB flush in smp_callin()Palmer Dabbelt2018-10-22
| * RISC-V: Filter ISA and MMU values in cpuinfoPalmer Dabbelt2018-10-22
| * RISC-V: Don't set cacheinfo.{physical_line_partition,attributes}Palmer Dabbelt2018-10-22
| * RISC-V: No need to pass scause as arg to do_IRQ()Anup Patel2018-10-22
* | RISC-V: Fix some RV32 bugs and build failuresPalmer Dabbelt2018-10-22
|\ \
| * | RISC-V: Use swiotlb on RV64 onlyZong Li2018-10-22
| |/
* | riscv: Add support to no-FPU systemsPalmer Dabbelt2018-10-22
|\ \
| * | Auto-detect whether a FPU existsAlan Kao2018-10-22
| * | Allow to disable FPU supportAlan Kao2018-10-22
| * | Refactor FPU code in signal setup/return proceduresAlan Kao2018-10-22
| * | Extract FPU context operations from entry.SAlan Kao2018-10-22
| |/
* | RISC-V: remove the unused return_to_handler exportChristoph Hellwig2018-10-22
* | RISC-V: Add FP register ptrace support for gdb.Jim Wilson2018-10-22
* | RISC-V: Mask out the F extension on systems without DPalmer Dabbelt2018-10-22
* | RISC-V: Don't set cacheinfo.{physical_line_partition,attributes}Palmer Dabbelt2018-10-22
|/
* RISCV: Fix end PFN for low memoryAtish Patra2018-10-02
* riscv: Do not overwrite initrd_start and initrd_endGuenter Roeck2018-09-04
* RISC-V: Use a less ugly workaround for unused variable warningsPalmer Dabbelt2018-08-28
* RISC-V: Define sys_riscv_flush_icache when SMP=nPalmer Dabbelt2018-08-20
* RISC-V: Fix !CONFIG_SMP compilation errorAtish Patra2018-08-13
* RISC-V: Add the directive for alignment of stvec's valueZong Li2018-08-13
* clocksource: new RISC-V SBI timer driverPalmer Dabbelt2018-08-13
* RISC-V: implement low-level interrupt handlingChristoph Hellwig2018-08-13
* RISC-V: simplify software interrupt / IPI codeChristoph Hellwig2018-08-13
* RISC-V: remove timer leftoversChristoph Hellwig2018-08-13
* RISC-V: Add early printk support via the SBI consolePalmer Dabbelt2018-08-13
* RISC-V: Don't increment sepc after breakpoint.Jim Wilson2018-08-13
* RISC-V: Use KBUILD_CFLAGS instead of KCFLAGS when building the vDSOPalmer Dabbelt2018-08-13
* RISC-V: Fix the rv32i kernel buildPalmer Dabbelt2018-07-04
|\
| * RISC-V: Change variable type for 32-bit compatibleZong Li2018-07-04
* | RISC-V: Fix PTRACE_SETREGSET bug.Jim Wilson2018-07-04
* | RISC-V: Don't include irq-riscv-intc.hPalmer Dabbelt2018-07-04
* | riscv: remove unnecessary of_platform_populate callRob Herring2018-07-04
* | RISC-V: fix R_RISCV_ADD32/R_RISCV_SUB32 relocationsAndreas Schwab2018-07-04
|/
* Merge tag 'riscv-for-linus-4.18-merge_window' of git://git.kernel.org/pub/scm...Linus Torvalds2018-06-15
|\
| * RISC-V: Make our port sparse-cleanPalmer Dabbelt2018-06-11
| |\
| | * riscv: split the declaration of __copy_userLuc Van Oostenryck2018-06-09
| | * riscv: no __user for probe_kernel_address()Luc Van Oostenryck2018-06-07
generated by cgit v1.2.2 (git 2.25.0) at 2025-08-30 10:16:57 -0400