aboutsummaryrefslogtreecommitdiffstats
path: root/include
diff options
context:
space:
mode:
Diffstat (limited to 'include')
-rw-r--r--include/dt-bindings/clock/r7s72100-clock.h3
-rw-r--r--include/dt-bindings/clock/r8a7794-clock.h25
-rw-r--r--include/dt-bindings/pinctrl/samsung.h57
-rw-r--r--include/dt-bindings/soc/rockchip,boot-mode.h15
4 files changed, 100 insertions, 0 deletions
diff --git a/include/dt-bindings/clock/r7s72100-clock.h b/include/dt-bindings/clock/r7s72100-clock.h
index 5128f4d94f44..3cd813896d08 100644
--- a/include/dt-bindings/clock/r7s72100-clock.h
+++ b/include/dt-bindings/clock/r7s72100-clock.h
@@ -25,6 +25,9 @@
25#define R7S72100_CLK_SCIF6 1 25#define R7S72100_CLK_SCIF6 1
26#define R7S72100_CLK_SCIF7 0 26#define R7S72100_CLK_SCIF7 0
27 27
28/* MSTP7 */
29#define R7S72100_CLK_ETHER 4
30
28/* MSTP9 */ 31/* MSTP9 */
29#define R7S72100_CLK_I2C0 7 32#define R7S72100_CLK_I2C0 7
30#define R7S72100_CLK_I2C1 6 33#define R7S72100_CLK_I2C1 6
diff --git a/include/dt-bindings/clock/r8a7794-clock.h b/include/dt-bindings/clock/r8a7794-clock.h
index a3491ba2f6ec..9d02f5317c7c 100644
--- a/include/dt-bindings/clock/r8a7794-clock.h
+++ b/include/dt-bindings/clock/r8a7794-clock.h
@@ -67,6 +67,7 @@
67#define R8A7794_CLK_IRQC 7 67#define R8A7794_CLK_IRQC 7
68 68
69/* MSTP5 */ 69/* MSTP5 */
70#define R8A7794_CLK_AUDIO_DMAC0 2
70#define R8A7794_CLK_PWM 23 71#define R8A7794_CLK_PWM 23
71 72
72/* MSTP7 */ 73/* MSTP7 */
@@ -107,6 +108,30 @@
107#define R8A7794_CLK_I2C1 30 108#define R8A7794_CLK_I2C1 30
108#define R8A7794_CLK_I2C0 31 109#define R8A7794_CLK_I2C0 31
109 110
111/* MSTP10 */
112#define R8A7794_CLK_SSI_ALL 5
113#define R8A7794_CLK_SSI9 6
114#define R8A7794_CLK_SSI8 7
115#define R8A7794_CLK_SSI7 8
116#define R8A7794_CLK_SSI6 9
117#define R8A7794_CLK_SSI5 10
118#define R8A7794_CLK_SSI4 11
119#define R8A7794_CLK_SSI3 12
120#define R8A7794_CLK_SSI2 13
121#define R8A7794_CLK_SSI1 14
122#define R8A7794_CLK_SSI0 15
123#define R8A7794_CLK_SCU_ALL 17
124#define R8A7794_CLK_SCU_DVC1 18
125#define R8A7794_CLK_SCU_DVC0 19
126#define R8A7794_CLK_SCU_CTU1_MIX1 20
127#define R8A7794_CLK_SCU_CTU0_MIX0 21
128#define R8A7794_CLK_SCU_SRC6 25
129#define R8A7794_CLK_SCU_SRC5 26
130#define R8A7794_CLK_SCU_SRC4 27
131#define R8A7794_CLK_SCU_SRC3 28
132#define R8A7794_CLK_SCU_SRC2 29
133#define R8A7794_CLK_SCU_SRC1 30
134
110/* MSTP11 */ 135/* MSTP11 */
111#define R8A7794_CLK_SCIFA3 6 136#define R8A7794_CLK_SCIFA3 6
112#define R8A7794_CLK_SCIFA4 7 137#define R8A7794_CLK_SCIFA4 7
diff --git a/include/dt-bindings/pinctrl/samsung.h b/include/dt-bindings/pinctrl/samsung.h
new file mode 100644
index 000000000000..6276eb785e2b
--- /dev/null
+++ b/include/dt-bindings/pinctrl/samsung.h
@@ -0,0 +1,57 @@
1/*
2 * Samsung's Exynos pinctrl bindings
3 *
4 * Copyright (c) 2016 Samsung Electronics Co., Ltd.
5 * http://www.samsung.com
6 * Author: Krzysztof Kozlowski <krzk@kernel.org>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11*/
12
13#ifndef __DT_BINDINGS_PINCTRL_SAMSUNG_H__
14#define __DT_BINDINGS_PINCTRL_SAMSUNG_H__
15
16#define EXYNOS_PIN_PULL_NONE 0
17#define EXYNOS_PIN_PULL_DOWN 1
18#define EXYNOS_PIN_PULL_UP 3
19
20#define S3C64XX_PIN_PULL_NONE 0
21#define S3C64XX_PIN_PULL_DOWN 1
22#define S3C64XX_PIN_PULL_UP 2
23
24/* Pin function in power down mode */
25#define EXYNOS_PIN_PDN_OUT0 0
26#define EXYNOS_PIN_PDN_OUT1 1
27#define EXYNOS_PIN_PDN_INPUT 2
28#define EXYNOS_PIN_PDN_PREV 3
29
30/* Drive strengths for Exynos3250, Exynos4 (all) and Exynos5250 */
31#define EXYNOS4_PIN_DRV_LV1 0
32#define EXYNOS4_PIN_DRV_LV2 2
33#define EXYNOS4_PIN_DRV_LV3 1
34#define EXYNOS4_PIN_DRV_LV4 3
35
36/* Drive strengths for Exynos5260 */
37#define EXYNOS5260_PIN_DRV_LV1 0
38#define EXYNOS5260_PIN_DRV_LV2 1
39#define EXYNOS5260_PIN_DRV_LV4 2
40#define EXYNOS5260_PIN_DRV_LV6 3
41
42/* Drive strengths for Exynos5410, Exynos542x and Exynos5800 */
43#define EXYNOS5420_PIN_DRV_LV1 0
44#define EXYNOS5420_PIN_DRV_LV2 1
45#define EXYNOS5420_PIN_DRV_LV3 2
46#define EXYNOS5420_PIN_DRV_LV4 3
47
48#define EXYNOS_PIN_FUNC_INPUT 0
49#define EXYNOS_PIN_FUNC_OUTPUT 1
50#define EXYNOS_PIN_FUNC_2 2
51#define EXYNOS_PIN_FUNC_3 3
52#define EXYNOS_PIN_FUNC_4 4
53#define EXYNOS_PIN_FUNC_5 5
54#define EXYNOS_PIN_FUNC_6 6
55#define EXYNOS_PIN_FUNC_F 0xf
56
57#endif /* __DT_BINDINGS_PINCTRL_SAMSUNG_H__ */
diff --git a/include/dt-bindings/soc/rockchip,boot-mode.h b/include/dt-bindings/soc/rockchip,boot-mode.h
new file mode 100644
index 000000000000..ae7c867e736a
--- /dev/null
+++ b/include/dt-bindings/soc/rockchip,boot-mode.h
@@ -0,0 +1,15 @@
1#ifndef __ROCKCHIP_BOOT_MODE_H
2#define __ROCKCHIP_BOOT_MODE_H
3
4/*high 24 bits is tag, low 8 bits is type*/
5#define REBOOT_FLAG 0x5242C300
6/* normal boot */
7#define BOOT_NORMAL (REBOOT_FLAG + 0)
8/* enter bootloader rockusb mode */
9#define BOOT_BL_DOWNLOAD (REBOOT_FLAG + 1)
10/* enter recovery */
11#define BOOT_RECOVERY (REBOOT_FLAG + 3)
12 /* enter fastboot mode */
13#define BOOT_FASTBOOT (REBOOT_FLAG + 9)
14
15#endif