diff options
Diffstat (limited to 'include/uapi/linux/pci_regs.h')
| -rw-r--r-- | include/uapi/linux/pci_regs.h | 5 |
1 files changed, 4 insertions, 1 deletions
diff --git a/include/uapi/linux/pci_regs.h b/include/uapi/linux/pci_regs.h index 28c83eceefe3..baa7852468ef 100644 --- a/include/uapi/linux/pci_regs.h +++ b/include/uapi/linux/pci_regs.h | |||
| @@ -565,15 +565,18 @@ | |||
| 565 | #define PCI_EXP_DEVCTL2_OBFF_MSGA_EN 0x2000 /* Enable OBFF Message type A */ | 565 | #define PCI_EXP_DEVCTL2_OBFF_MSGA_EN 0x2000 /* Enable OBFF Message type A */ |
| 566 | #define PCI_EXP_DEVCTL2_OBFF_MSGB_EN 0x4000 /* Enable OBFF Message type B */ | 566 | #define PCI_EXP_DEVCTL2_OBFF_MSGB_EN 0x4000 /* Enable OBFF Message type B */ |
| 567 | #define PCI_EXP_DEVCTL2_OBFF_WAKE_EN 0x6000 /* OBFF using WAKE# signaling */ | 567 | #define PCI_EXP_DEVCTL2_OBFF_WAKE_EN 0x6000 /* OBFF using WAKE# signaling */ |
| 568 | #define PCI_EXP_DEVSTA2 42 /* Device Status 2 */ | ||
| 568 | #define PCI_CAP_EXP_ENDPOINT_SIZEOF_V2 44 /* v2 endpoints end here */ | 569 | #define PCI_CAP_EXP_ENDPOINT_SIZEOF_V2 44 /* v2 endpoints end here */ |
| 569 | #define PCI_EXP_LNKCAP2 44 /* Link Capability 2 */ | 570 | #define PCI_EXP_LNKCAP2 44 /* Link Capabilities 2 */ |
| 570 | #define PCI_EXP_LNKCAP2_SLS_2_5GB 0x00000002 /* Supported Speed 2.5GT/s */ | 571 | #define PCI_EXP_LNKCAP2_SLS_2_5GB 0x00000002 /* Supported Speed 2.5GT/s */ |
| 571 | #define PCI_EXP_LNKCAP2_SLS_5_0GB 0x00000004 /* Supported Speed 5.0GT/s */ | 572 | #define PCI_EXP_LNKCAP2_SLS_5_0GB 0x00000004 /* Supported Speed 5.0GT/s */ |
| 572 | #define PCI_EXP_LNKCAP2_SLS_8_0GB 0x00000008 /* Supported Speed 8.0GT/s */ | 573 | #define PCI_EXP_LNKCAP2_SLS_8_0GB 0x00000008 /* Supported Speed 8.0GT/s */ |
| 573 | #define PCI_EXP_LNKCAP2_CROSSLINK 0x00000100 /* Crosslink supported */ | 574 | #define PCI_EXP_LNKCAP2_CROSSLINK 0x00000100 /* Crosslink supported */ |
| 574 | #define PCI_EXP_LNKCTL2 48 /* Link Control 2 */ | 575 | #define PCI_EXP_LNKCTL2 48 /* Link Control 2 */ |
| 575 | #define PCI_EXP_LNKSTA2 50 /* Link Status 2 */ | 576 | #define PCI_EXP_LNKSTA2 50 /* Link Status 2 */ |
| 577 | #define PCI_EXP_SLTCAP2 52 /* Slot Capabilities 2 */ | ||
| 576 | #define PCI_EXP_SLTCTL2 56 /* Slot Control 2 */ | 578 | #define PCI_EXP_SLTCTL2 56 /* Slot Control 2 */ |
| 579 | #define PCI_EXP_SLTSTA2 58 /* Slot Status 2 */ | ||
| 577 | 580 | ||
| 578 | /* Extended Capabilities (PCI-X 2.0 and Express) */ | 581 | /* Extended Capabilities (PCI-X 2.0 and Express) */ |
| 579 | #define PCI_EXT_CAP_ID(header) (header & 0x0000ffff) | 582 | #define PCI_EXT_CAP_ID(header) (header & 0x0000ffff) |