aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/wireless/mediatek/mt76/mt76x02.h
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/net/wireless/mediatek/mt76/mt76x02.h')
-rw-r--r--drivers/net/wireless/mediatek/mt76/mt76x02.h214
1 files changed, 214 insertions, 0 deletions
diff --git a/drivers/net/wireless/mediatek/mt76/mt76x02.h b/drivers/net/wireless/mediatek/mt76/mt76x02.h
new file mode 100644
index 000000000000..7806963b1905
--- /dev/null
+++ b/drivers/net/wireless/mediatek/mt76/mt76x02.h
@@ -0,0 +1,214 @@
1/*
2 * Copyright (C) 2016 Felix Fietkau <nbd@nbd.name>
3 * Copyright (C) 2018 Stanislaw Gruszka <stf_xl@wp.pl>
4 *
5 * Permission to use, copy, modify, and/or distribute this software for any
6 * purpose with or without fee is hereby granted, provided that the above
7 * copyright notice and this permission notice appear in all copies.
8 *
9 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
10 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
11 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
12 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
13 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
14 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
15 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
16 */
17
18#ifndef __MT76X02_UTIL_H
19#define __MT76X02_UTIL_H
20
21#include <linux/kfifo.h>
22
23#include "mt76.h"
24#include "mt76x02_regs.h"
25#include "mt76x02_mac.h"
26#include "mt76x02_dfs.h"
27#include "mt76x02_dma.h"
28
29struct mt76x02_mac_stats {
30 u64 rx_stat[6];
31 u64 tx_stat[6];
32 u64 aggr_stat[2];
33 u64 aggr_n[32];
34 u64 zero_len_del[2];
35};
36
37#define MT_MAX_CHAINS 2
38struct mt76x02_rx_freq_cal {
39 s8 high_gain[MT_MAX_CHAINS];
40 s8 rssi_offset[MT_MAX_CHAINS];
41 s8 lna_gain;
42 u32 mcu_gain;
43 s16 temp_offset;
44 u8 freq_offset;
45};
46
47struct mt76x02_calibration {
48 struct mt76x02_rx_freq_cal rx;
49
50 u8 agc_gain_init[MT_MAX_CHAINS];
51 u8 agc_gain_cur[MT_MAX_CHAINS];
52
53 u16 false_cca;
54 s8 avg_rssi_all;
55 s8 agc_gain_adjust;
56 s8 low_gain;
57
58 s8 temp_vco;
59 s8 temp;
60
61 bool init_cal_done;
62 bool tssi_cal_done;
63 bool tssi_comp_pending;
64 bool dpd_cal_done;
65 bool channel_cal_done;
66};
67
68struct mt76x02_dev {
69 struct mt76_dev mt76; /* must be first */
70
71 struct mac_address macaddr_list[8];
72
73 struct mutex phy_mutex;
74
75 u8 txdone_seq;
76 DECLARE_KFIFO_PTR(txstatus_fifo, struct mt76x02_tx_status);
77
78 struct sk_buff *rx_head;
79
80 struct tasklet_struct tx_tasklet;
81 struct tasklet_struct pre_tbtt_tasklet;
82 struct delayed_work cal_work;
83 struct delayed_work mac_work;
84
85 struct mt76x02_mac_stats stats;
86 atomic_t avg_ampdu_len;
87 u32 aggr_stats[32];
88
89 struct sk_buff *beacons[8];
90 u8 beacon_mask;
91 u8 beacon_data_mask;
92
93 u8 tbtt_count;
94 u16 beacon_int;
95
96 struct mt76x02_calibration cal;
97
98 s8 target_power;
99 s8 target_power_delta[2];
100 bool enable_tpc;
101
102 bool no_2ghz;
103
104 u8 coverage_class;
105 u8 slottime;
106
107 struct mt76x02_dfs_pattern_detector dfs_pd;
108};
109
110extern struct ieee80211_rate mt76x02_rates[12];
111
112void mt76x02_configure_filter(struct ieee80211_hw *hw,
113 unsigned int changed_flags,
114 unsigned int *total_flags, u64 multicast);
115int mt76x02_sta_add(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
116 struct ieee80211_sta *sta);
117int mt76x02_sta_remove(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
118 struct ieee80211_sta *sta);
119
120void mt76x02_vif_init(struct mt76x02_dev *dev, struct ieee80211_vif *vif,
121 unsigned int idx);
122int mt76x02_add_interface(struct ieee80211_hw *hw,
123 struct ieee80211_vif *vif);
124void mt76x02_remove_interface(struct ieee80211_hw *hw,
125 struct ieee80211_vif *vif);
126
127int mt76x02_ampdu_action(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
128 struct ieee80211_ampdu_params *params);
129int mt76x02_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
130 struct ieee80211_vif *vif, struct ieee80211_sta *sta,
131 struct ieee80211_key_conf *key);
132int mt76x02_conf_tx(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
133 u16 queue, const struct ieee80211_tx_queue_params *params);
134void mt76x02_sta_rate_tbl_update(struct ieee80211_hw *hw,
135 struct ieee80211_vif *vif,
136 struct ieee80211_sta *sta);
137s8 mt76x02_tx_get_max_txpwr_adj(struct mt76x02_dev *dev,
138 const struct ieee80211_tx_rate *rate);
139s8 mt76x02_tx_get_txpwr_adj(struct mt76x02_dev *dev, s8 txpwr,
140 s8 max_txpwr_adj);
141void mt76x02_tx_set_txpwr_auto(struct mt76x02_dev *dev, s8 txpwr);
142int mt76x02_insert_hdr_pad(struct sk_buff *skb);
143void mt76x02_remove_hdr_pad(struct sk_buff *skb, int len);
144void mt76x02_tx_complete(struct mt76_dev *dev, struct sk_buff *skb);
145bool mt76x02_tx_status_data(struct mt76_dev *mdev, u8 *update);
146void mt76x02_queue_rx_skb(struct mt76_dev *mdev, enum mt76_rxq_id q,
147 struct sk_buff *skb);
148void mt76x02_rx_poll_complete(struct mt76_dev *mdev, enum mt76_rxq_id q);
149irqreturn_t mt76x02_irq_handler(int irq, void *dev_instance);
150void mt76x02_tx(struct ieee80211_hw *hw, struct ieee80211_tx_control *control,
151 struct sk_buff *skb);
152int mt76x02_tx_prepare_skb(struct mt76_dev *mdev, void *txwi,
153 struct sk_buff *skb, struct mt76_queue *q,
154 struct mt76_wcid *wcid, struct ieee80211_sta *sta,
155 u32 *tx_info);
156
157extern const u16 mt76x02_beacon_offsets[16];
158void mt76x02_set_beacon_offsets(struct mt76x02_dev *dev);
159void mt76x02_set_irq_mask(struct mt76x02_dev *dev, u32 clear, u32 set);
160void mt76x02_mac_start(struct mt76x02_dev *dev);
161
162static inline bool is_mt76x2(struct mt76x02_dev *dev)
163{
164 return mt76_chip(&dev->mt76) == 0x7612 ||
165 mt76_chip(&dev->mt76) == 0x7662 ||
166 mt76_chip(&dev->mt76) == 0x7602;
167}
168
169static inline void mt76x02_irq_enable(struct mt76x02_dev *dev, u32 mask)
170{
171 mt76x02_set_irq_mask(dev, 0, mask);
172}
173
174static inline void mt76x02_irq_disable(struct mt76x02_dev *dev, u32 mask)
175{
176 mt76x02_set_irq_mask(dev, mask, 0);
177}
178
179static inline bool
180mt76x02_wait_for_txrx_idle(struct mt76_dev *dev)
181{
182 return __mt76_poll_msec(dev, MT_MAC_STATUS,
183 MT_MAC_STATUS_TX | MT_MAC_STATUS_RX,
184 0, 100);
185}
186
187static inline struct mt76x02_sta *
188mt76x02_rx_get_sta(struct mt76_dev *dev, u8 idx)
189{
190 struct mt76_wcid *wcid;
191
192 if (idx >= ARRAY_SIZE(dev->wcid))
193 return NULL;
194
195 wcid = rcu_dereference(dev->wcid[idx]);
196 if (!wcid)
197 return NULL;
198
199 return container_of(wcid, struct mt76x02_sta, wcid);
200}
201
202static inline struct mt76_wcid *
203mt76x02_rx_get_sta_wcid(struct mt76x02_sta *sta, bool unicast)
204{
205 if (!sta)
206 return NULL;
207
208 if (unicast)
209 return &sta->wcid;
210 else
211 return &sta->vif->group_wcid;
212}
213
214#endif
generated by cgit v1.2.2 (git 2.25.0) at 2026-01-04 14:30:19 -0500