aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/mmc/host/atmel-mci-regs.h
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/mmc/host/atmel-mci-regs.h')
-rw-r--r--drivers/mmc/host/atmel-mci-regs.h220
1 files changed, 117 insertions, 103 deletions
diff --git a/drivers/mmc/host/atmel-mci-regs.h b/drivers/mmc/host/atmel-mci-regs.h
index fc8a0fe7c5c5..000b3ad0f5ca 100644
--- a/drivers/mmc/host/atmel-mci-regs.h
+++ b/drivers/mmc/host/atmel-mci-regs.h
@@ -17,112 +17,126 @@
17#define __DRIVERS_MMC_ATMEL_MCI_H__ 17#define __DRIVERS_MMC_ATMEL_MCI_H__
18 18
19/* MCI Register Definitions */ 19/* MCI Register Definitions */
20#define MCI_CR 0x0000 /* Control */ 20#define ATMCI_CR 0x0000 /* Control */
21# define MCI_CR_MCIEN ( 1 << 0) /* MCI Enable */ 21# define ATMCI_CR_MCIEN ( 1 << 0) /* MCI Enable */
22# define MCI_CR_MCIDIS ( 1 << 1) /* MCI Disable */ 22# define ATMCI_CR_MCIDIS ( 1 << 1) /* MCI Disable */
23# define MCI_CR_PWSEN ( 1 << 2) /* Power Save Enable */ 23# define ATMCI_CR_PWSEN ( 1 << 2) /* Power Save Enable */
24# define MCI_CR_PWSDIS ( 1 << 3) /* Power Save Disable */ 24# define ATMCI_CR_PWSDIS ( 1 << 3) /* Power Save Disable */
25# define MCI_CR_SWRST ( 1 << 7) /* Software Reset */ 25# define ATMCI_CR_SWRST ( 1 << 7) /* Software Reset */
26#define MCI_MR 0x0004 /* Mode */ 26#define ATMCI_MR 0x0004 /* Mode */
27# define MCI_MR_CLKDIV(x) ((x) << 0) /* Clock Divider */ 27# define ATMCI_MR_CLKDIV(x) ((x) << 0) /* Clock Divider */
28# define MCI_MR_PWSDIV(x) ((x) << 8) /* Power Saving Divider */ 28# define ATMCI_MR_PWSDIV(x) ((x) << 8) /* Power Saving Divider */
29# define MCI_MR_RDPROOF ( 1 << 11) /* Read Proof */ 29# define ATMCI_MR_RDPROOF ( 1 << 11) /* Read Proof */
30# define MCI_MR_WRPROOF ( 1 << 12) /* Write Proof */ 30# define ATMCI_MR_WRPROOF ( 1 << 12) /* Write Proof */
31# define MCI_MR_PDCFBYTE ( 1 << 13) /* Force Byte Transfer */ 31# define ATMCI_MR_PDCFBYTE ( 1 << 13) /* Force Byte Transfer */
32# define MCI_MR_PDCPADV ( 1 << 14) /* Padding Value */ 32# define ATMCI_MR_PDCPADV ( 1 << 14) /* Padding Value */
33# define MCI_MR_PDCMODE ( 1 << 15) /* PDC-oriented Mode */ 33# define ATMCI_MR_PDCMODE ( 1 << 15) /* PDC-oriented Mode */
34#define MCI_DTOR 0x0008 /* Data Timeout */ 34#define ATMCI_DTOR 0x0008 /* Data Timeout */
35# define MCI_DTOCYC(x) ((x) << 0) /* Data Timeout Cycles */ 35# define ATMCI_DTOCYC(x) ((x) << 0) /* Data Timeout Cycles */
36# define MCI_DTOMUL(x) ((x) << 4) /* Data Timeout Multiplier */ 36# define ATMCI_DTOMUL(x) ((x) << 4) /* Data Timeout Multiplier */
37#define MCI_SDCR 0x000c /* SD Card / SDIO */ 37#define ATMCI_SDCR 0x000c /* SD Card / SDIO */
38# define MCI_SDCSEL_SLOT_A ( 0 << 0) /* Select SD slot A */ 38# define ATMCI_SDCSEL_SLOT_A ( 0 << 0) /* Select SD slot A */
39# define MCI_SDCSEL_SLOT_B ( 1 << 0) /* Select SD slot A */ 39# define ATMCI_SDCSEL_SLOT_B ( 1 << 0) /* Select SD slot A */
40# define MCI_SDCSEL_MASK ( 3 << 0) 40# define ATMCI_SDCSEL_MASK ( 3 << 0)
41# define MCI_SDCBUS_1BIT ( 0 << 6) /* 1-bit data bus */ 41# define ATMCI_SDCBUS_1BIT ( 0 << 6) /* 1-bit data bus */
42# define MCI_SDCBUS_4BIT ( 2 << 6) /* 4-bit data bus */ 42# define ATMCI_SDCBUS_4BIT ( 2 << 6) /* 4-bit data bus */
43# define MCI_SDCBUS_8BIT ( 3 << 6) /* 8-bit data bus[2] */ 43# define ATMCI_SDCBUS_8BIT ( 3 << 6) /* 8-bit data bus[2] */
44# define MCI_SDCBUS_MASK ( 3 << 6) 44# define ATMCI_SDCBUS_MASK ( 3 << 6)
45#define MCI_ARGR 0x0010 /* Command Argument */ 45#define ATMCI_ARGR 0x0010 /* Command Argument */
46#define MCI_CMDR 0x0014 /* Command */ 46#define ATMCI_CMDR 0x0014 /* Command */
47# define MCI_CMDR_CMDNB(x) ((x) << 0) /* Command Opcode */ 47# define ATMCI_CMDR_CMDNB(x) ((x) << 0) /* Command Opcode */
48# define MCI_CMDR_RSPTYP_NONE ( 0 << 6) /* No response */ 48# define ATMCI_CMDR_RSPTYP_NONE ( 0 << 6) /* No response */
49# define MCI_CMDR_RSPTYP_48BIT ( 1 << 6) /* 48-bit response */ 49# define ATMCI_CMDR_RSPTYP_48BIT ( 1 << 6) /* 48-bit response */
50# define MCI_CMDR_RSPTYP_136BIT ( 2 << 6) /* 136-bit response */ 50# define ATMCI_CMDR_RSPTYP_136BIT ( 2 << 6) /* 136-bit response */
51# define MCI_CMDR_SPCMD_INIT ( 1 << 8) /* Initialization command */ 51# define ATMCI_CMDR_SPCMD_INIT ( 1 << 8) /* Initialization command */
52# define MCI_CMDR_SPCMD_SYNC ( 2 << 8) /* Synchronized command */ 52# define ATMCI_CMDR_SPCMD_SYNC ( 2 << 8) /* Synchronized command */
53# define MCI_CMDR_SPCMD_INT ( 4 << 8) /* Interrupt command */ 53# define ATMCI_CMDR_SPCMD_INT ( 4 << 8) /* Interrupt command */
54# define MCI_CMDR_SPCMD_INTRESP ( 5 << 8) /* Interrupt response */ 54# define ATMCI_CMDR_SPCMD_INTRESP ( 5 << 8) /* Interrupt response */
55# define MCI_CMDR_OPDCMD ( 1 << 11) /* Open Drain */ 55# define ATMCI_CMDR_OPDCMD ( 1 << 11) /* Open Drain */
56# define MCI_CMDR_MAXLAT_5CYC ( 0 << 12) /* Max latency 5 cycles */ 56# define ATMCI_CMDR_MAXLAT_5CYC ( 0 << 12) /* Max latency 5 cycles */
57# define MCI_CMDR_MAXLAT_64CYC ( 1 << 12) /* Max latency 64 cycles */ 57# define ATMCI_CMDR_MAXLAT_64CYC ( 1 << 12) /* Max latency 64 cycles */
58# define MCI_CMDR_START_XFER ( 1 << 16) /* Start data transfer */ 58# define ATMCI_CMDR_START_XFER ( 1 << 16) /* Start data transfer */
59# define MCI_CMDR_STOP_XFER ( 2 << 16) /* Stop data transfer */ 59# define ATMCI_CMDR_STOP_XFER ( 2 << 16) /* Stop data transfer */
60# define MCI_CMDR_TRDIR_WRITE ( 0 << 18) /* Write data */ 60# define ATMCI_CMDR_TRDIR_WRITE ( 0 << 18) /* Write data */
61# define MCI_CMDR_TRDIR_READ ( 1 << 18) /* Read data */ 61# define ATMCI_CMDR_TRDIR_READ ( 1 << 18) /* Read data */
62# define MCI_CMDR_BLOCK ( 0 << 19) /* Single-block transfer */ 62# define ATMCI_CMDR_BLOCK ( 0 << 19) /* Single-block transfer */
63# define MCI_CMDR_MULTI_BLOCK ( 1 << 19) /* Multi-block transfer */ 63# define ATMCI_CMDR_MULTI_BLOCK ( 1 << 19) /* Multi-block transfer */
64# define MCI_CMDR_STREAM ( 2 << 19) /* MMC Stream transfer */ 64# define ATMCI_CMDR_STREAM ( 2 << 19) /* MMC Stream transfer */
65# define MCI_CMDR_SDIO_BYTE ( 4 << 19) /* SDIO Byte transfer */ 65# define ATMCI_CMDR_SDIO_BYTE ( 4 << 19) /* SDIO Byte transfer */
66# define MCI_CMDR_SDIO_BLOCK ( 5 << 19) /* SDIO Block transfer */ 66# define ATMCI_CMDR_SDIO_BLOCK ( 5 << 19) /* SDIO Block transfer */
67# define MCI_CMDR_SDIO_SUSPEND ( 1 << 24) /* SDIO Suspend Command */ 67# define ATMCI_CMDR_SDIO_SUSPEND ( 1 << 24) /* SDIO Suspend Command */
68# define MCI_CMDR_SDIO_RESUME ( 2 << 24) /* SDIO Resume Command */ 68# define ATMCI_CMDR_SDIO_RESUME ( 2 << 24) /* SDIO Resume Command */
69#define MCI_BLKR 0x0018 /* Block */ 69#define ATMCI_BLKR 0x0018 /* Block */
70# define MCI_BCNT(x) ((x) << 0) /* Data Block Count */ 70# define ATMCI_BCNT(x) ((x) << 0) /* Data Block Count */
71# define MCI_BLKLEN(x) ((x) << 16) /* Data Block Length */ 71# define ATMCI_BLKLEN(x) ((x) << 16) /* Data Block Length */
72#define MCI_CSTOR 0x001c /* Completion Signal Timeout[2] */ 72#define ATMCI_CSTOR 0x001c /* Completion Signal Timeout[2] */
73# define MCI_CSTOCYC(x) ((x) << 0) /* CST cycles */ 73# define ATMCI_CSTOCYC(x) ((x) << 0) /* CST cycles */
74# define MCI_CSTOMUL(x) ((x) << 4) /* CST multiplier */ 74# define ATMCI_CSTOMUL(x) ((x) << 4) /* CST multiplier */
75#define MCI_RSPR 0x0020 /* Response 0 */ 75#define ATMCI_RSPR 0x0020 /* Response 0 */
76#define MCI_RSPR1 0x0024 /* Response 1 */ 76#define ATMCI_RSPR1 0x0024 /* Response 1 */
77#define MCI_RSPR2 0x0028 /* Response 2 */ 77#define ATMCI_RSPR2 0x0028 /* Response 2 */
78#define MCI_RSPR3 0x002c /* Response 3 */ 78#define ATMCI_RSPR3 0x002c /* Response 3 */
79#define MCI_RDR 0x0030 /* Receive Data */ 79#define ATMCI_RDR 0x0030 /* Receive Data */
80#define MCI_TDR 0x0034 /* Transmit Data */ 80#define ATMCI_TDR 0x0034 /* Transmit Data */
81#define MCI_SR 0x0040 /* Status */ 81#define ATMCI_SR 0x0040 /* Status */
82#define MCI_IER 0x0044 /* Interrupt Enable */ 82#define ATMCI_IER 0x0044 /* Interrupt Enable */
83#define MCI_IDR 0x0048 /* Interrupt Disable */ 83#define ATMCI_IDR 0x0048 /* Interrupt Disable */
84#define MCI_IMR 0x004c /* Interrupt Mask */ 84#define ATMCI_IMR 0x004c /* Interrupt Mask */
85# define MCI_CMDRDY ( 1 << 0) /* Command Ready */ 85# define ATMCI_CMDRDY ( 1 << 0) /* Command Ready */
86# define MCI_RXRDY ( 1 << 1) /* Receiver Ready */ 86# define ATMCI_RXRDY ( 1 << 1) /* Receiver Ready */
87# define MCI_TXRDY ( 1 << 2) /* Transmitter Ready */ 87# define ATMCI_TXRDY ( 1 << 2) /* Transmitter Ready */
88# define MCI_BLKE ( 1 << 3) /* Data Block Ended */ 88# define ATMCI_BLKE ( 1 << 3) /* Data Block Ended */
89# define MCI_DTIP ( 1 << 4) /* Data Transfer In Progress */ 89# define ATMCI_DTIP ( 1 << 4) /* Data Transfer In Progress */
90# define MCI_NOTBUSY ( 1 << 5) /* Data Not Busy */ 90# define ATMCI_NOTBUSY ( 1 << 5) /* Data Not Busy */
91# define MCI_SDIOIRQA ( 1 << 8) /* SDIO IRQ in slot A */ 91# define ATMCI_ENDRX ( 1 << 6) /* End of RX Buffer */
92# define MCI_SDIOIRQB ( 1 << 9) /* SDIO IRQ in slot B */ 92# define ATMCI_ENDTX ( 1 << 7) /* End of TX Buffer */
93# define MCI_RINDE ( 1 << 16) /* Response Index Error */ 93# define ATMCI_SDIOIRQA ( 1 << 8) /* SDIO IRQ in slot A */
94# define MCI_RDIRE ( 1 << 17) /* Response Direction Error */ 94# define ATMCI_SDIOIRQB ( 1 << 9) /* SDIO IRQ in slot B */
95# define MCI_RCRCE ( 1 << 18) /* Response CRC Error */ 95# define ATMCI_SDIOWAIT ( 1 << 12) /* SDIO Read Wait Operation Status */
96# define MCI_RENDE ( 1 << 19) /* Response End Bit Error */ 96# define ATMCI_CSRCV ( 1 << 13) /* CE-ATA Completion Signal Received */
97# define MCI_RTOE ( 1 << 20) /* Response Time-Out Error */ 97# define ATMCI_RXBUFF ( 1 << 14) /* RX Buffer Full */
98# define MCI_DCRCE ( 1 << 21) /* Data CRC Error */ 98# define ATMCI_TXBUFE ( 1 << 15) /* TX Buffer Empty */
99# define MCI_DTOE ( 1 << 22) /* Data Time-Out Error */ 99# define ATMCI_RINDE ( 1 << 16) /* Response Index Error */
100# define MCI_OVRE ( 1 << 30) /* RX Overrun Error */ 100# define ATMCI_RDIRE ( 1 << 17) /* Response Direction Error */
101# define MCI_UNRE ( 1 << 31) /* TX Underrun Error */ 101# define ATMCI_RCRCE ( 1 << 18) /* Response CRC Error */
102#define MCI_DMA 0x0050 /* DMA Configuration[2] */ 102# define ATMCI_RENDE ( 1 << 19) /* Response End Bit Error */
103# define MCI_DMA_OFFSET(x) ((x) << 0) /* DMA Write Buffer Offset */ 103# define ATMCI_RTOE ( 1 << 20) /* Response Time-Out Error */
104# define MCI_DMA_CHKSIZE(x) ((x) << 4) /* DMA Channel Read and Write Chunk Size */ 104# define ATMCI_DCRCE ( 1 << 21) /* Data CRC Error */
105# define MCI_DMAEN ( 1 << 8) /* DMA Hardware Handshaking Enable */ 105# define ATMCI_DTOE ( 1 << 22) /* Data Time-Out Error */
106#define MCI_CFG 0x0054 /* Configuration[2] */ 106# define ATMCI_CSTOE ( 1 << 23) /* Completion Signal Time-out Error */
107# define MCI_CFG_FIFOMODE_1DATA ( 1 << 0) /* MCI Internal FIFO control mode */ 107# define ATMCI_BLKOVRE ( 1 << 24) /* DMA Block Overrun Error */
108# define MCI_CFG_FERRCTRL_COR ( 1 << 4) /* Flow Error flag reset control mode */ 108# define ATMCI_DMADONE ( 1 << 25) /* DMA Transfer Done */
109# define MCI_CFG_HSMODE ( 1 << 8) /* High Speed Mode */ 109# define ATMCI_FIFOEMPTY ( 1 << 26) /* FIFO Empty Flag */
110# define MCI_CFG_LSYNC ( 1 << 12) /* Synchronize on the last block */ 110# define ATMCI_XFRDONE ( 1 << 27) /* Transfer Done Flag */
111#define MCI_WPMR 0x00e4 /* Write Protection Mode[2] */ 111# define ATMCI_ACKRCV ( 1 << 28) /* Boot Operation Acknowledge Received */
112# define MCI_WP_EN ( 1 << 0) /* WP Enable */ 112# define ATMCI_ACKRCVE ( 1 << 29) /* Boot Operation Acknowledge Error */
113# define MCI_WP_KEY (0x4d4349 << 8) /* WP Key */ 113# define ATMCI_OVRE ( 1 << 30) /* RX Overrun Error */
114#define MCI_WPSR 0x00e8 /* Write Protection Status[2] */ 114# define ATMCI_UNRE ( 1 << 31) /* TX Underrun Error */
115# define MCI_GET_WP_VS(x) ((x) & 0x0f) 115#define ATMCI_DMA 0x0050 /* DMA Configuration[2] */
116# define MCI_GET_WP_VSRC(x) (((x) >> 8) & 0xffff) 116# define ATMCI_DMA_OFFSET(x) ((x) << 0) /* DMA Write Buffer Offset */
117#define MCI_FIFO_APERTURE 0x0200 /* FIFO Aperture[2] */ 117# define ATMCI_DMA_CHKSIZE(x) ((x) << 4) /* DMA Channel Read and Write Chunk Size */
118# define ATMCI_DMAEN ( 1 << 8) /* DMA Hardware Handshaking Enable */
119#define ATMCI_CFG 0x0054 /* Configuration[2] */
120# define ATMCI_CFG_FIFOMODE_1DATA ( 1 << 0) /* MCI Internal FIFO control mode */
121# define ATMCI_CFG_FERRCTRL_COR ( 1 << 4) /* Flow Error flag reset control mode */
122# define ATMCI_CFG_HSMODE ( 1 << 8) /* High Speed Mode */
123# define ATMCI_CFG_LSYNC ( 1 << 12) /* Synchronize on the last block */
124#define ATMCI_WPMR 0x00e4 /* Write Protection Mode[2] */
125# define ATMCI_WP_EN ( 1 << 0) /* WP Enable */
126# define ATMCI_WP_KEY (0x4d4349 << 8) /* WP Key */
127#define ATMCI_WPSR 0x00e8 /* Write Protection Status[2] */
128# define ATMCI_GET_WP_VS(x) ((x) & 0x0f)
129# define ATMCI_GET_WP_VSRC(x) (((x) >> 8) & 0xffff)
130#define ATMCI_VERSION 0x00FC /* Version */
131#define ATMCI_FIFO_APERTURE 0x0200 /* FIFO Aperture[2] */
118 132
119/* This is not including the FIFO Aperture on MCI2 */ 133/* This is not including the FIFO Aperture on MCI2 */
120#define MCI_REGS_SIZE 0x100 134#define ATMCI_REGS_SIZE 0x100
121 135
122/* Register access macros */ 136/* Register access macros */
123#define mci_readl(port,reg) \ 137#define atmci_readl(port,reg) \
124 __raw_readl((port)->regs + MCI_##reg) 138 __raw_readl((port)->regs + reg)
125#define mci_writel(port,reg,value) \ 139#define atmci_writel(port,reg,value) \
126 __raw_writel((value), (port)->regs + MCI_##reg) 140 __raw_writel((value), (port)->regs + reg)
127 141
128#endif /* __DRIVERS_MMC_ATMEL_MCI_H__ */ 142#endif /* __DRIVERS_MMC_ATMEL_MCI_H__ */
generated by cgit v1.2.2 (git 2.25.0) at 2026-01-09 00:24:24 -0500